Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
programmable-logic:nexys-a7:demos:xadc [2021/05/14 23:04] – ↷ Page moved from reference:programmable-logic:nexys-a7:demos:xadc to programmable-logic:nexys-a7:demos:xadc Arthur Brownprogrammable-logic:nexys-a7:demos:xadc [2022/10/04 11:38] (current) – external edit 127.0.0.1
Line 1: Line 1:
 ====== Nexys A7 XADC Demo ====== ====== Nexys A7 XADC Demo ======
- 
-<WRAP todo important> 
-== Under Construction == 
-</WRAP> 
  
 {{:reference:programmable-logic:nexys-a7:demos:nexys_xadc.jpg?600|}} {{:reference:programmable-logic:nexys-a7:demos:nexys_xadc.jpg?600|}}
Line 9: Line 5:
 ---- ----
 ===== Description ===== ===== Description =====
-This project is a Vivado demo using the Nexys A7-100T's analog-to-digital converter ciruitry, switches, LEDs, and seven-segment display, written in Verilog. When programmed onto the board, voltage levels between 0 and 1 Volt are read off of the JXADC header. The 16 User LEDs increment from right to left as the voltage difference between the selected channel's pins gets larger. The seven-segment display shows the voltage difference between the selected channel's pins in volts. SW0 and SW1 select which XADC channel is displayed. +This project is a Vivado demo using the Nexys A7-100T's analog-to-digital converter circuitry, switches, LEDs, and seven-segment display, written in Verilog. When programmed onto the board, voltage levels between 0 and 1 Volt are read off of the JXADC header. The 16 User LEDs increment from right to left as the voltage difference between the selected channel's pins gets larger. The seven-segment display shows the voltage difference between the selected channel's pins in volts. SW0 and SW1 select which XADC channel is displayed.
- +
-See the Nexys A7's [[https://reference.digilentinc.com/reference/programmable-logic/nexys-a7/reference-manual|Reference Manual]] for more information about how the Artix 7 FPGA's XADC is connected to header JXADC.+
  
-Additional information on how this demo can be used can be found in appropriate READMEs, linked below.+See the Nexys A7's [[programmable-logic/nexys-a7/reference-manual|Reference Manual]] for more information about how the Artix 7 FPGA's XADC is connected to header JXADC.
  
 ---- ----
Line 20: Line 14:
   * Nexys A7 with a MicroUSB Programming Cable   * Nexys A7 with a MicroUSB Programming Cable
   * Vivado installation compatible with the latest release of this demo (2020.1)   * Vivado installation compatible with the latest release of this demo (2020.1)
-    * //See [[reference:programmable-logic:guides:installation|Installing Vivado, Vitis, and Digilent Board Files]] for installation instructions.//+    * //See [[programmable-logic:guides:installing-vivado-and-vitis|Installing Vivado, Vitis, and Digilent Board Files]] for installation instructions.//
   * Wires, Breadboard and a Circuit to Test   * Wires, Breadboard and a Circuit to Test
  
Line 38: Line 32:
 | Nexys-A7-50T | v2018.2-1 | [[https://github.com/Digilent/Nexys-A7-50T-XADC/releases/tag/v2018.2-1|Release ZIP downloads]] | [[https://github.com/Digilent/Nexys-A7-50T-XADC/tree/v2018.2-1|Github README]] | | Nexys-A7-50T | v2018.2-1 | [[https://github.com/Digilent/Nexys-A7-50T-XADC/releases/tag/v2018.2-1|Release ZIP downloads]] | [[https://github.com/Digilent/Nexys-A7-50T-XADC/tree/v2018.2-1|Github README]] |
  
-**Note for Advanced Users:** //All demos for the Nexys A7 are provided through the [[https://github.com/Digilent/Nexys-A7|Nexys-A7]] repository on Github. Further documentation on the structure of this repository can be found on this wiki's [[reference:programmable-logic:documents:git]] page.//+**Note for Advanced Users:** //All demos for the Nexys A7 are provided through the [[https://github.com/Digilent/Nexys-A7|Nexys-A7]] repository on Github. Further documentation on the structure of this repository can be found on this wiki's [[programmable-logic:documents:git]] page.//
 ---- ----
 Instructions on the use of the latest release can be found in this dropdown: Instructions on the use of the latest release can be found in this dropdown:
Line 46: Line 40:
 <WRAP group> <WRAP group>
  
-{{page>reference:programmable-logic:guides:using-github-releases#hardware_only_release_before_programming&noheader}}+{{page>programmable-logic:guides:using-github-releases#hardware_only_release_before_programming&noheader}}
  
 --> Set up the Nexys A7 # --> Set up the Nexys A7 #
Line 55: Line 49:
 <-- <--
  
-{{page>reference:programmable-logic:guides:using-github-releases#hardware_only_release_programming&noheader}}+{{page>programmable-logic:guides:using-github-releases#hardware_only_release_programming&noheader}}
  
 At this point, the demo is now running on your board. Refer to the [[#description|Description]] and [[#functionality|Functionality]] sections of this document for more information on what it does. At this point, the demo is now running on your board. Refer to the [[#description|Description]] and [[#functionality|Functionality]] sections of this document for more information on what it does.
Line 66: Line 60:
 ==== 1. LEDs and Switches ==== ==== 1. LEDs and Switches ====
  
-The demo reads analog data in from each enabled XADC channel (set using sw0 and sw1).  The 7-Segment display shows the current voltage across the selected xadc pins. The LEDs turn on from right to left as the input voltage increases.+The demo reads analog data from each enabled XADC channel (set using sw0 and sw1).  The 7-Segment display shows the current voltage across the selected xadc pins. The LEDs turn on from right to left as the input voltage increases. The switch selections for each channel can be seen in the table below: 
 + 
 +|<60% 20% 20% 20%>| 
 +^ Channel ^ Pin ^ SW0 / SW1 Positions | 
 +| AD2P/N | XA3 | Down / Down ^ 
 +| AD3P/N | XA1 | Up / Down ^ 
 +| AD10P/N | XA2 | Down / Up ^ 
 +| AD11P/N | XA4 | Up / Up ^
  
 ==== 2. Setting up the Circuit ==== ==== 2. Setting up the Circuit ====
Line 79: Line 80:
 All materials related to the use of the Nexys A7 can be found on its [[..:start|Resource Center]]. All materials related to the use of the Nexys A7 can be found on its [[..:start|Resource Center]].
  
-For a walkthrough of the process of creating a simple HDL project in Vivado, see [[reference:programmable-logic:guides:getting-started-with-vivado]]. Information on important parts of the GUI, and indirect discussion of the steps required to modify, rebuild, and run this demo in hardware can also be found there.+For a walkthrough of the process of creating a simple HDL project in Vivado, see [[programmable-logic:guides:getting-started-with-vivado]]. Information on important parts of the GUI, and indirect discussion of the steps required to modify, rebuild, and run this demo in hardware can also be found there.
  
 For technical support, please visit the [[https://forum.digilentinc.com/forum/4-fpga/|FPGA]] section of the Digilent Forum. For technical support, please visit the [[https://forum.digilentinc.com/forum/4-fpga/|FPGA]] section of the Digilent Forum.
  
 ---- ----
-<code>{{tag>project nexys-a7}}</code>