Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| vivado:ws_fpga [2015/12/14 18:22] – Andrew Holzer | vivado:ws_fpga [2022/10/04 11:38] (current) – external edit 127.0.0.1 | ||
|---|---|---|---|
| Line 1: | Line 1: | ||
| + | ======System Design Flow in Vivado====== | ||
| + | {{ : | ||
| =====Overview===== | =====Overview===== | ||
| This workshop serves as an introduction into FPGA design flow using Vivado. It | This workshop serves as an introduction into FPGA design flow using Vivado. It | ||
| is split into six labs that explore various tools and processes in FPGA | is split into six labs that explore various tools and processes in FPGA | ||
| - | design flow. | + | design flow. The labs are as follows: |
| * Lab1 has you create a simple HDL design where you'll learn how to simulate the design. | * Lab1 has you create a simple HDL design where you'll learn how to simulate the design. | ||
| Line 29: | Line 31: | ||
| ===Hardware=== | ===Hardware=== | ||
| * **Digilent Nexys Video, Nexys 4 DDR, or Basys 3 FPGA Board** | * **Digilent Nexys Video, Nexys 4 DDR, or Basys 3 FPGA Board** | ||
| - | |||
| * **Micro USB Cable** | * **Micro USB Cable** | ||
| * Used for UART communications JTAG programming. | * Used for UART communications JTAG programming. | ||
| Line 38: | Line 39: | ||
| =====Tutorial===== | =====Tutorial===== | ||
| ====1. Starting the Workshop==== | ====1. Starting the Workshop==== | ||
| - | >1.1) Open the Xilinx University Program | + | >1.1) Open the Xilinx University Program |
| - | >1.2) Download the lab source files and the lab documents under the 2015x Workshop Material section on the right. | + | >1.2) Download the lab source files and the lab documents under the 2015x Workshop Material section on the right. |
| - | > | + | > |

