Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
vivado:getting-started-with-ipi:start [2017/10/20 17:55] – Arthur Brownvivado:getting-started-with-ipi:start [2022/10/04 11:38] (current) – external edit 127.0.0.1
Line 1: Line 1:
-====== Getting Started with the Vivado IP Integrator ======+====== Getting Started with Vivado IP Integrator ====== 
 + 
 +<WRAP center round important 60%> 
 +For the most up to date version of this guide, please visit [[programmable-logic/guides/getting-started-with-ipi|Getting Started with Vivado and Vitis for Baremetal Software Projects]]. 
 +</WRAP> 
  
 /*FIXME: images should be collected into the correct namespace (yay)*/ /*FIXME: images should be collected into the correct namespace (yay)*/
Line 9: Line 14:
   * Vivado installed. See [[learn:software:tutorials:vivado-install-guide:|this tutorial]] to install Vivado.   * Vivado installed. See [[learn:software:tutorials:vivado-install-guide:|this tutorial]] to install Vivado.
     * This guide uses version 2016.4, other versions can be used, but there may be differences.     * This guide uses version 2016.4, other versions can be used, but there may be differences.
-  * Digilent Board Files installed to handle selecting complicated configuration settings. See [[reference:software:vivado:board-files#installation|this tutorial]].+  * Digilent Board Files installed to handle selecting complicated configuration settings. See [[software:vivado:board-files#installation|this tutorial]].
   * Basic familiarity with Vivado. See [[:vivado:getting_started:|this tutorial]].   * Basic familiarity with Vivado. See [[:vivado:getting_started:|this tutorial]].
  
Line 315: Line 320:
 Click **Run Block Automation** in the green bar at the top of the screen. This will launch a dialog that allows initial configuration of the Zynq block. Click **Run Block Automation** in the green bar at the top of the screen. This will launch a dialog that allows initial configuration of the Zynq block.
  
-In the Run Block Automation dialog, make sure that **FIXME** under **All Automation** in the panel to the left is selected and checked.+In the Run Block Automation dialog, make sure that **Apply Board preset** under **All Automation** in the panel to the left is checked.
  
 There are a number of different options available. For the purposes of this guide, set these options to the value found in parentheses below. There are a number of different options available. For the purposes of this guide, set these options to the value found in parentheses below.
Line 493: Line 498:
 <WRAP column half> <WRAP column half>
 === 4.7 === === 4.7 ===
 +In the Board tab, right click on the **USB UART** and select **Connect Board Component**.
 +</WRAP>
 +<WRAP column half>
 +{{ :vivado:getting-started-with-ipi:ipi_right_click_uart.png?800 |}}
 +</WRAP>
 +</WRAP>
 +
 +<WRAP group>
 +<WRAP column half>
 +=== 4.8 ===
 +In the **Connect Board Component** dialog, make sure to select the **AXI Uartlite** variant of the IP. 
 +
 +Click **OK** to continue.
 +</WRAP>
 +<WRAP column half>
 +{{ :vivado:getting-started-with-ipi:ipi_axi_uartlite.png?800 |}}
 +</WRAP>
 +</WRAP>
 +
 +
 +<WRAP group>
 +<WRAP column half>
 +=== 4.9 ===
 Click **Run Connection Automation** in the green bar at the top of the block design diagram pane. Click **Run Connection Automation** in the green bar at the top of the block design diagram pane.
  
Line 506: Line 534:
 <WRAP group> <WRAP group>
 <WRAP column half> <WRAP column half>
-=== 4.8 ===+=== 4.10 ===
 Click the **Add IP** button ({{:vivado:getting_started_with_zynq:buttons:add-ip.png|}}) and search for 'MicroBlaze'. Select **MicroBlaze** from the list of results and press **Enter** on the keyboard to continue. Click the **Add IP** button ({{:vivado:getting_started_with_zynq:buttons:add-ip.png|}}) and search for 'MicroBlaze'. Select **MicroBlaze** from the list of results and press **Enter** on the keyboard to continue.
 </WRAP> </WRAP>
Line 516: Line 544:
 <WRAP group> <WRAP group>
 <WRAP column half> <WRAP column half>
-=== 4.9 ===+=== 4.11 ===
 Click **Run Block Automation** in the green bar at the top of the screen. This will launch a dialog that allows initial configuration of the MicroBlaze and several different IP cores that are key to the function of the design. Click **Run Block Automation** in the green bar at the top of the screen. This will launch a dialog that allows initial configuration of the MicroBlaze and several different IP cores that are key to the function of the design.
  
Line 539: Line 567:
 <WRAP group> <WRAP group>
 <WRAP column half> <WRAP column half>
-=== 4.10 ===+=== 4.12 ===
 In order to connect the Uartlite and GPIO peripherals to the MicroBlaze block, click **Run Connection Automation**. In order to connect the Uartlite and GPIO peripherals to the MicroBlaze block, click **Run Connection Automation**.
 Similarly to the Run Block Automation dialog, the pane to the left of the dialog contains a list of things that can be automated. In this case, the AXI connections for axi_gpio_0 and axi_uartlite_0, as well as the external reset port of the MicroBlaze's reset clocking wizard, are available. Similarly to the Run Block Automation dialog, the pane to the left of the dialog contains a list of things that can be automated. In this case, the AXI connections for axi_gpio_0 and axi_uartlite_0, as well as the external reset port of the MicroBlaze's reset clocking wizard, are available.
Line 637: Line 665:
 <WRAP column half> <WRAP column half>
 === 6.1 === === 6.1 ===
-In the **File** drop-down, select **Export** then **Export to SDK**.+In the **File** drop-down, select **Export** then **Export Hardware**. This function collects all of the files that SDK needs to program the FPGA and control the hardware instantiated in the design and puts them all into one place.
 </WRAP> </WRAP>
 <WRAP column half> <WRAP column half>
Line 861: Line 889:
 ==== Next Steps ==== ==== Next Steps ====
  
-Examples of more complicated IPI designs are linked from the target board's resource center, which can be found in [[:reference:programmable-logic:|this list]].+Examples of more complicated IPI designs - including examples of the use of DDR memory in MicroBlaze designs - are linked from the target board's resource center, which can be found in [[programmable-logic:|this list]]. 
  
 ----- -----
  
-{{tag>learn programmable-logic software tutorial vivado arty arty-z7 arty-s7 basys-3 cmod-a7 cmod-s7 genesys-2 nexys-4 nexys-4-ddr nexys-video zedboard zybo zybo-z7 }}+{{tag>learn programmable-logic software tutorial vivado arty arty-a7 arty-s7 arty-z7 basys-3 cmod-a7 cmod-s7 cora-z7 genesys-2 nexys-4 nexys-4-ddr nexys-a7 nexys-video zedboard zybo zybo-z7 sword legacy }}