Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Next revision		Previous revision
textbooks:real_digital [2015/11/24 20:58] – created Marthatextbooks:real_digital [2022/10/04 11:38] (current) – external edit 127.0.0.1
Line 1: Line 1:
-====== Introduction to Digital Design Using Digilent FPGA Boards Resource Center======+====== Real Digital, A Hands-on Approach to Digital Design Resource Center======
  
-{{ :textbooks:introduction_to_digital_design-top-600.png?300 |}}+{{ :textbooks:real_digital-top-600.png?300 |}}
  
-**Welcome to the resource center for Introduction to Digital Design Using Digilent FPGA Boards!**+<WRAP round info 650px> 
 +===Note=== 
 +The Real Digital, A Hands-on Approach to Digital Design is retired and no longer for sale in our store.  
 +</WRAP>
  
-Here you will find all the reference materials that Digilent has created for this textbook, as well as links to any external content we have tracked down. If you are interested in purchasing this textbook, visit the product page on our main website: [[http://store.digilentinc.com/introduction-to-digital-design-using-digilent-fpga-boards/|ntroduction to Digital Design Using Digilent FPGA Boards]]+**Welcome to the resource center for Real Digital, A Hands-on Approach to Digital Design!** 
 + 
 +Here you will find all the reference materials that Digilent has created for this textbook, as well as links to any external content we have tracked down. 
  
 Real Digital is a collection of educational materials developed for use in introductory digital design classes. It is presented as an ordered series of modules that contain written chapters, Exercises and hands-on design projects. Each module corresponds to about three lectures, or one week, in a typical University setting. All examples are in VHDL.  Real Digital is a collection of educational materials developed for use in introductory digital design classes. It is presented as an ordered series of modules that contain written chapters, Exercises and hands-on design projects. Each module corresponds to about three lectures, or one week, in a typical University setting. All examples are in VHDL.