This is an old revision of the document!
Overview
The JTAG-HS1 programming cable is a high-speed programming solution for Xilinx FPGAs. It is fully compatible will all Xilinx tools, and can be seamlessly driven from iMPACT, Chipscope, and EDK. The HS-1 attaches to target boards using Digilent’s 6-pin, 100-mil spaced programming header, or Xilinx’s 2×7, 2mm connector (using the included adaptor).
The JTAG-HS1 is powered from a PC’s USB port, and will be recognized as a Digilent programming cable when connected to a PC, whether or not it is attached to the target board. A separate Vdd pin is provided on the HS1 to supply JTAG signal buffers. The high speed, 24mA, three-state buffers allow target boards to drive the HS1 with signal voltages from 1.8V to 5V, with bus speeds of up to 30MBit/sec. The HS1’s Vdd pin must be tied to the same voltage supply that drives the JTAG port on the FPGA.
JTAG signals are held in high-impedance except when actively driven during programming, so the JTAG bus can be shared with other devices. The HS1 uses a standard Type-A to Micro-USB cable (included with the HS1) that attaches to the end of the module opposite the system board connector. The HS1 is small and light, allowing it to be held firmly in place by the system board connector.
- Small, complete, all-in-one JTAG programming solution for Xilinx FPGAs
- Separate Vref drives JTAG/SPI signal voltages; Vref can be any voltage between 1.8V and 5V.
- High-Speed USB2 port that can drive JTAG/SPI bus at up to 30Mbit/sec
- JTAG/SPI frequency settable by user
- Compatible with all Xilinx tools
- Uses micro-AB USB2 connector
- SPI programming solution (modes 0 and 2 supported)
- Fully supported by the Adept SDK, allowing custom JTAG/SPI applications to be created


