Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revision | |||
| programmers:jtag-hs3:start [2021/05/14 23:07] – ↷ Links adapted because of a move operation Arthur Brown | programmers:jtag-hs3:start [2022/10/04 11:38] (current) – external edit 127.0.0.1 | ||
|---|---|---|---|
| Line 6: | Line 6: | ||
| - | Here you will find all the reference materials that Digilent has created for the JTAG HS3, as well as links to any external content we have tracked down. If you are interested in purchasing the JTAG HS3, visit the product page on our main website: [[http://store.digilentinc.com/ | + | Here you will find all the reference materials that Digilent has created for the JTAG HS3, as well as links to any external content we have tracked down. If you are interested in purchasing the JTAG HS3, visit the product page on our main website: [[https://digilent.com/shop/ |
| The JTAG HS3 is the newest member of our family of affordable high-speed Xilinx(r) FPGA programming solutions. The HS3 builds on the successful JTAG HS1 by adding an open drain buffer to pin 14 allowing for the debugging of Xilinx Zynq(tm)-SOC processors. It can be attached to target boards using Xilinxs 2x7 connector*, and is compatible with all Xilinx tools, including iMPACT(tm), ChipScope(tm), | The JTAG HS3 is the newest member of our family of affordable high-speed Xilinx(r) FPGA programming solutions. The HS3 builds on the successful JTAG HS1 by adding an open drain buffer to pin 14 allowing for the debugging of Xilinx Zynq(tm)-SOC processors. It can be attached to target boards using Xilinxs 2x7 connector*, and is compatible with all Xilinx tools, including iMPACT(tm), ChipScope(tm), | ||