Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revision | |||
| programmable-logic:zybo-z7:start [2022/09/16 11:47] – Alyssa Holzer | programmable-logic:zybo-z7:start [2022/10/04 04:38] (current) – external edit 127.0.0.1 | ||
|---|---|---|---|
| Line 1: | Line 1: | ||
| + | ~~NOTOC~~ | ||
| + | |||
| + | ====== Zybo Z7 ====== | ||
| + | {{Digilent Infobox | ||
| + | | Store Page = https:// | ||
| + | | Manual = [[reference-manual]] | ||
| + | | Support = https:// | ||
| + | | Title = Zybo Z7 | ||
| + | | Subtitle = Zynq-7000 ARM/FPGA SoC Development Board | ||
| + | | Header = Features | ||
| + | | Bullet = Full support for Vivado, including tool integration, | ||
| + | | Bullet = 667MHz dual-core Cortex-A9 processor with tightly integrated Xilinx FPGA | ||
| + | | Bullet = 1 GB DDR3L with 32-bit bus @ 1066 MHz | ||
| + | | Bullet = Wide range of USB, Ethernet, Video, and Audio connectivity | ||
| + | | Bullet = Pmod connectors for adding-on hardware devices | ||
| + | | Bullet = Pcam connector for attaching camera sensors with MIPI CSI-2 interface | ||
| + | | Bullet = Programmable from JTAG, Quad-SPI flash, and microSD card | ||
| + | | Header = Key FPGA Specifications | ||
| + | | Part Number = XC7Z020-1CLG400C (XC7Z010-1CLG400C*) | ||
| + | | Logic slices = 13,300 (4,400*) | ||
| + | | 6-input LUTs = 53,200 (17,600*) | ||
| + | | Flip-Flops = 106,400 (35,200*) | ||
| + | | Block RAM = 630 KB (270 KB*) | ||
| + | | DSP Slices = 220 (80*) | ||
| + | | Clock Resources = Zynq PLL with 4 outputs \\ 4 PLLs (2 PLLs*) \\ 4 MMCMs (2 MMCMs*) \\ 125 MHz external clock | ||
| + | | Internal ADC = Dual-channel, | ||
| + | | Bullet = (* -7010 variant value in parentheses when different) | ||
| + | | Header = Connectivity and On-board I/O | ||
| + | | Video = HDMI Output\\ HDMI Input \\ Pcam connector | ||
| + | | Networking = Gigabit Ethernet | ||
| + | | USB = USB-UART \\ USB-JTAG Programmer \\ USB Host\OTG | ||
| + | | Pmod Connectors = 6 (5*) | ||
| + | | Switches = 4 Slide switches | ||
| + | | Buttons = 4 Push buttons \\ 2 MIO Push buttons | ||
| + | | LEDs = 4 LEDs \\ 1 MIO LED \\ 2 RGB LEDs (1*) | ||
| + | | Bullet = (* -7010 variant value in parentheses when different) | ||
| + | | Header = Electrical | ||
| + | | Power = USB \\ 5V (2.5mm coaxial) supply | ||
| + | | Logic Level = 3.3V | ||
| + | | Header = Physical | ||
| + | | Width = 3.3 in (88 mm) | ||
| + | | Length = 4.8 in (122 mm) | ||
| + | | Header = Product Compliance | ||
| + | | HTC = 8471500150 | ||
| + | | ECCN = 5A992.c | ||
| + | }} | ||
| + | {{page> | ||
| + | |||
| + | ===== Documentation ===== | ||
| + | * [[programmable-logic/ | ||
| + | * [[learn/ | ||
| + | * [[learn/ | ||
| + | * [[learn/ | ||
| + | |||
| + | * [[software/ | ||
| + | * [[software/ | ||
| + | * [[software/ | ||
| + | * [[programmable-logic/ | ||
| + | |||
| + | * {{https:// | ||
| + | * {{reference/ | ||
| + | |||
| + | * {{https:// | ||
| + | * {{https:// | ||
| + | * {{https:// | ||
| + | |||
| + | ---- | ||
| + | ===== Tutorials ===== | ||
| + | |||
| + | * [[programmable-logic: | ||
| + | * Walks through installing Vivado and Vitis, the development environments used to create hardware and software applications targeting Digilent FPGA development boards. | ||
| + | * [[programmable-logic: | ||
| + | * Walks through using Vivado and Vitis to create a design in hardware and software that uses a processor to control buttons and LEDs. | ||
| + | * [[programmable-logic: | ||
| + | * Walks through using Vivado to create a simple design that blinks a single LED. | ||
| + | * [[learn/ | ||
| + | * Digilent Pmod IPs can be used to control connected Pmods from baremetal software. | ||
| + | * It should be noted that not all Pmods are supported and that Pmod IPs are only supported in versions of Vivado 2019.1 and older. | ||
| + | |||
| + | ---- | ||
| + | ===== Example Projects ===== | ||
| + | === Demos Supporting Vivado and Vitis 2020.1 === | ||
| + | * [[./ | ||
| + | * [[./ | ||
| + | * [[./ | ||
| + | * [[./ | ||
| + | === Other Demos === | ||
| + | * [[/ | ||
| + | |||
| + | * Zybo Z7 OOB project: [[https:// | ||
| + | * Zybo Z7-20 project using the Pmod SF3 and Pmod CLS created by user Tim S. on the Digilent Forum: [[https:// | ||
| + | |||
| + | ---- | ||
| + | ===== Additional Resources ===== | ||
| + | * [[https:// | ||
| + | * Contains details of implementing an edge-detection algorithm using Vivado HLS. | ||
| + | * Features the Zybo Z7-20 and [[add-ons: | ||
| + | |||
| + | * [[https:// | ||
| + | * {{: | ||
| + | |||
| + | |||
| + | * [[https:// | ||
| + | * VAXEL-EZ boosts the productivity of algorithm verification processes on Digilent FPGA boards. The package includes a set of utility software that runs on Windows to facilitate tasks ranging from automation of FPGA synthesis to execution of tests. With VAXEL-EZ, no FPGA expertise is needed to take full advantage of the Digilent FPGA boards. | ||
| + | |||
| + | ---- | ||
| + | |||
| + | {{tag> | ||

