Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
programmable-logic:zybo-z7:demos:xadc [2021/06/24 21:14] – Arthur Brownprogrammable-logic:zybo-z7:demos:xadc [2022/10/04 11:38] (current) – external edit 127.0.0.1
Line 1: Line 1:
 ====== Zybo Z7 XADC Demo ====== ====== Zybo Z7 XADC Demo ======
  
-<WRAP todo important> +{{:learn:programmable-logic:tutorials:zybo-z7-xadc-demo:zybo-z7-xadc-hw.jpg?500|}} 
-== Under Construction ==+ 
 +---- 
 +===== Description ===== 
 + 
 +This simple XADC demo is a Verilog project made to demonstrate usage of the Analog to Digital Converter hardware present within the Zybo Z7's Zynq chip. 
 +  * An XADC IP core is used to read the voltage differences of each of the four vertical pairs of pins - channels - of the XADC Pmod Port. 
 +  * The LED associated with a channel brightens as that channel's voltage increases. 
 + 
 +---- 
 +===== Inventory ===== 
 + 
 +  * Zybo Z7 with a MicroUSB Programming Cable 
 +  * Vivado installation compatible with the latest release of this demo (2020.1) 
 +    * //See [[programmable-logic:guides:installing-vivado-and-vitis|Installing Vivado, Vitis, and Digilent Board Files]] for installation instructions.// 
 +  * A circuit to measure 
 + 
 +---- 
 +===== Download and Usage Instructions ===== 
 + 
 +First and foremost, releases - consisting of a set of files for download - are only compatible with a specific version of the Xilinx tools, as specified in the name of the release (referred to as a //release tag//). In addition, releases are only compatible with the specified variant of the board. For example, a release tagged "20/DMA/2020.1" for the Zybo Z7 is only to be used with the -20 variant of the board and Vivado 2020.1. 
 + 
 +The latest release version for this demo is highlighted in green. 
 + 
 +**Note:** //Releases for FPGA demos from before 2020.1 used a different git structure, and used a different release tag naming scheme.// 
 + 
 +^ Board Variant  ^ Release Tag  ^ Release Downloads  ^ Setup Instructions  | 
 +| Zybo Z7-20  | @#C0EEBD: 20/XADC/2020.1-1  | [[https://github.com/Digilent/Zybo-Z7/releases/tag/20/XADC/2020.1-1|Release ZIP Downloads]]  | See //Using the Latest Release//, below  | 
 +| Zybo Z7-10  | @#C0EEBD: 10/XADC/2020.1-1  | [[https://github.com/Digilent/Zybo-Z7/releases/tag/10/XADC/2020.1-1|Release ZIP Downloads]]  | See //Using the Latest Release//, below  | 
 +| Zybo Z7-20  | v2018.2-1  | [[https://github.com/Digilent/Zybo-Z7-20-XADC/releases/tag/2018.2-1|Release ZIP Downloads]]  | [[https://github.com/Digilent/Zybo-Z7-20-XADC|v2018.2-1 Github README]]  | 
 +| Zybo Z7-10  | v2018.2-1  | [[https://github.com/Digilent/Zybo-Z7-10-XADC/releases/tag/2018.2-1|Release ZIP Downloads]]  | [[https://github.com/Digilent/Zybo-Z7-10-XADC|v2018.2-1 Github README]]  | 
 +| Zybo Z7-20  | v2016.4-1  | [[https://github.com/Digilent/Zybo-Z7-20-XADC/releases/tag/v2016.4-1|Release ZIP Downloads]]  | [[learn:programmable-logic:tutorials:github-demos:start]]  | 
 +| Zybo Z7-10  | v2016.4-1  | [[https://github.com/Digilent/Zybo-Z7-10-XADC/releases/tag/v2016.4-1|Release ZIP Downloads]]  | [[learn:programmable-logic:tutorials:github-demos:start]]  | 
 + 
 +**Note for Advanced Users:** //All demos for the Zybo Z7 are provided through the [[https://github.com/Digilent/Zybo-Z7|Zybo-Z7]] repository on Github. Further documentation on the structure of this repository can be found on this wiki's [[programmable-logic:documents:git]] page.// 
 +---- 
 +Instructions on the use of the latest release can be found in this dropdown: 
 + 
 +--> Using the Latest Release # 
 + 
 +<WRAP group> 
 + 
 +{{page>programmable-logic:guides:using-github-releases#hardware_only_release_before_programming&noheader}} 
 + 
 +--> Set up the Zybo Z7 # 
 + 
 +<columns 100% 50%> 
 +In order to use the demo, you will need to connect a circuit to the XADC Pmod Port in order to measure a voltage. The following example shows a voltage divider that produces each voltage between 0 V and 1 V in increments of 0.33 V. This circuit uses a chain of three 1 kΩ resistors in series with a 4.7 kΩ and a 2.2 kΩ resistor. The circuit is tied to the 3V3 and GND pins of the XADC Pmod header to provide power. Each of the 'n' pins, the lower row of the XADC port, are connected to ground. 
 +<newcolumn> 
 +{{:learn:programmable-logic:tutorials:zybo-z7-xadc-demo:zybo-z7-xadc-hw.jpg?400|}} 
 +</columns> 
 + 
 +<WRAP round important> 
 +===Important=== 
 +Voltages to be measured should be in the range of 0 to 1.0 Volts.
 </WRAP> </WRAP>
  
 +----
 +<--
 +
 +{{page>programmable-logic:guides:using-github-releases#hardware_only_release_programming&noheader}}
 +
 +At this point, the demo is now running on your board. Refer to the [[#description|Description]] section of this document for more information on what it does.
 +</WRAP>
 +
 +<--
 +
 +----
 +===== XADC Channels =====
 +
 +Each analog input channel will control the brightness of an LED as shown in the following table:
 +
 +| Channel Name ^ LED # ^ Pmod Pin #s ^
 +^ AD14  | LD0  | 1 & 7  |
 +^ AD7   | LD1  | 2 & 8  |
 +^ AD15  | LD2  | 3 & 9  |
 +^ AD6   | LD3  | 4 & 10  |
 +
 +Changing Voltages by reconfiguring the circuit while the demo is running is fine. If you built the example circuit shown in the "Using the Latest Release" section, above, feel free to move jumpers around to test out the different nodes of the voltage divider.
 +
 +===== Additional Resources =====
 +
 +All materials related to the use of the Zybo Z7 can be found on its [[..:start|Resource Center]].
 +
 +For a walkthrough of the process of creating a simple HDL project in Vivado, see [[programmable-logic:guides:getting-started-with-vivado]]. Information on important parts of the GUI, and indirect discussion of the steps required to modify, rebuild, and run this demo in hardware can also be found here.
 +
 +For technical support, please visit the [[https://forum.digilentinc.com/forum/4-fpga/|FPGA]] section of the Digilent Forum.
 +
 +----