Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revision | |||
| programmable-logic:nexys-a7:start [2022/09/12 11:41] – changed forum.digilentinc.com to forum.digilent.com jeff.greenberg_ni.com | programmable-logic:nexys-a7:start [2022/10/04 04:38] (current) – external edit 127.0.0.1 | ||
|---|---|---|---|
| Line 1: | Line 1: | ||
| + | ~~NOTOC~~ | ||
| + | | ||
| + | ====== Nexys A7 ====== | ||
| + | {{Digilent Infobox | ||
| + | | Store Page = https:// | ||
| + | | Manual = [[reference-manual]] | ||
| + | | Support = https:// | ||
| + | | Title = Nexys A7 | ||
| + | | Subtitle = Artix-7 FPGA | ||
| + | | Header = Features | ||
| + | | Bullet = Programmable over JTAG and Quad-SPI Flash | ||
| + | | Bullet = On-chip analog-to-digital converter | ||
| + | | Header = Key FPGA Specifications | ||
| + | | Part Number = XC7A100T-1CSG324C \\ (XC7A50T-1CSG324I*) | ||
| + | | Logic Slices = 15,850 (8,150*) | ||
| + | | 6-Input LUTs = 63,400 (32,600*) | ||
| + | | Flip-Flops = 126,800 (65,200*) | ||
| + | | Block RAM = 4,860 Kb (2,700 Kb*) | ||
| + | | DSP Slices = 240 (120*) | ||
| + | | Clock Resources = 6 PLLs & 6 MMCMs (5 PLLs & 5 MMCMs*) | ||
| + | | Internal ADC = Dual-channel, | ||
| + | | Bullet = (*A7-50T variant value in parentheses where different) | ||
| + | | Header = Connectivity, | ||
| + | | DDR2 = 128 MiB | ||
| + | | Ethernet = 10/100 PHY | ||
| + | | SD = microSD card connector | ||
| + | | Pmod Connectors = Four Pmod ports \\ One XADC Pmod port | ||
| + | | VGA = 12-bit VGA port | ||
| + | | Audio = PWM audio output | ||
| + | | Microphone = PDM mic | ||
| + | | Temp sensor = One temperature sensor | ||
| + | | Display = Two 4-digit seven-segment displays | ||
| + | | Switches = 16 | ||
| + | | Buttons = 5 | ||
| + | | LEDs = 16 | ||
| + | | Tri-Color LEDs = 2 | ||
| + | | Header = Electrical | ||
| + | | Power Inputs = USB \\ 5V (2.5mm coaxial) supply | ||
| + | | Header = Physical | ||
| + | | Width = 4.3 in | ||
| + | | Length = 4.8 in | ||
| + | | Header = Product Compliance | ||
| + | | HTC = 8471500150 | ||
| + | | ECCN = 5A992.c | ||
| + | }} | ||
| + | {{page> | ||
| + | |||
| + | ===== Documentation ===== | ||
| + | * [[reference-manual]] | ||
| + | * [[/ | ||
| + | * [[/ | ||
| + | |||
| + | * {{/ | ||
| + | * {{/ | ||
| + | * {{/ | ||
| + | |||
| + | * {{https:// | ||
| + | |||
| + | ---- | ||
| + | ===== Tutorials ===== | ||
| + | |||
| + | * [[programmable-logic: | ||
| + | * Walks through installing Vivado and Vitis, the development environments used to create hardware and software applications targeting Digilent FPGA development boards. | ||
| + | * [[programmable-logic: | ||
| + | * Walks through using Vivado and Vitis to create a design in hardware and software that uses a processor to control buttons and LEDs. | ||
| + | * [[programmable-logic: | ||
| + | * Walks through using Vivado to create a simple design that blinks a single LED. | ||
| + | * [[learn/ | ||
| + | * Digilent Pmod IPs can be used to control connected Pmods from baremetal software. | ||
| + | * It should be noted that not all Pmods are supported and that Pmod IPs are only supported in versions of Vivado 2019.1 and older. | ||
| + | |||
| + | ---- | ||
| + | ===== Example Projects ===== | ||
| + | === Demos Supporting Vivado 2020.1=== | ||
| + | * [[./ | ||
| + | * [[./ | ||
| + | * [[./ | ||
| + | * [[./ | ||
| + | |||
| + | === Other Demos === | ||
| + | |||
| + | * [[/ | ||
| + | * [[/ | ||
| + | |||
| + | ---- | ||
| + | |||
| + | |||
| + | ===== Additional Resources ===== | ||
| + | |||
| + | * [[programmable-logic: | ||
| + | * {{: | ||
| + | * {{: | ||
| + | |||
| + | ---- | ||
| + | |||
| + | {{tag> | ||

