Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
programmable-logic:guides:vivado-validate-block-design [2021/05/14 23:04] – ↷ Page moved from reference:programmable-logic:guides:vivado-validate-block-design to programmable-logic:guides:vivado-validate-block-design Arthur Brownprogrammable-logic:guides:vivado-validate-block-design [2022/10/04 11:38] (current) – external edit 127.0.0.1
Line 7: Line 7:
  
 If there are no issues, a dialog will pop up that will tell you so. Click **OK** to continue. If there are no issues, a dialog will pop up that will tell you so. Click **OK** to continue.
 +
 +**Note:** //Some Zynq boards may produce critical warnings at this stage relating to PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY parameters. These warnings are ignorable and will not affect the functionality of the project. See the Hardware Errata section of your board's reference manual for more information.//
 </WRAP> <WRAP column half> </WRAP> <WRAP column half>
 {{ :learn:programmable-logic:tutorials:2020.1:validate-block-design:validate-design.png?600 |}} {{ :learn:programmable-logic:tutorials:2020.1:validate-block-design:validate-design.png?600 |}}
 </WRAP> </WRAP> </WRAP> </WRAP>
 ---- ----