Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
programmable-logic:eclypse-z7:demos:zmod-awg [2021/11/05 22:05] – Arthur Brownprogrammable-logic:eclypse-z7:demos:zmod-awg [2022/10/04 11:38] (current) – external edit 127.0.0.1
Line 1: Line 1:
 ====== Using the Zmod AWG with the Zmod Library and Eclypse Z7 ====== ====== Using the Zmod AWG with the Zmod Library and Eclypse Z7 ======
  
-<WRAP round todo> +{{ :programmable-logic:eclypse-z7:demos:sw-demo-hw-setup.png?600 |}}
-== Under Construction == +
-</WRAP> +
- +
-FIXME add image+
  
 ---- ----
Line 21: Line 17:
     * //See [[vivado/getting_started/start]] for installation instructions.//     * //See [[vivado/getting_started/start]] for installation instructions.//
   * PetaLinux Installation compatible with the latest release of this demo (2019.1)   * PetaLinux Installation compatible with the latest release of this demo (2019.1)
-    * //See Xilinx's [[https://www.xilinx.com/support/documentation/sw_manuals/xilinx2019_1/ug1144-petalinux-tools-reference-guide.pdf|PetaLinux Tools Documentation (2019.1) (UG1144)]] for installation instructions.//+    * //See Xilinx's [[https://docs.xilinx.com/v/u/2019.1-English/ug1144-petalinux-tools-reference-guide|PetaLinux Tools Documentation (2019.1) (UG1144)]] for installation instructions.//
     * Only required if you want to rebuild the PetaLinux image     * Only required if you want to rebuild the PetaLinux image
   * Serial Terminal application to receive messages printed by the demo   * Serial Terminal application to receive messages printed by the demo
     * //See [[programmable-logic:guides:serial-terminals:start]] for more information.//     * //See [[programmable-logic:guides:serial-terminals:start]] for more information.//
 +  * Git is required to download the sources
  
   * A power supply for external power   * A power supply for external power
Line 40: Line 37:
 Get the power supply, USB cable, and ethernet cable plugged into the board. Additional setup will be performed in the "Setting up..." dropdowns, below, so don't turn the board on just yet. Get the power supply, USB cable, and ethernet cable plugged into the board. Additional setup will be performed in the "Setting up..." dropdowns, below, so don't turn the board on just yet.
  
-Some load should be connected to the Zmod AWG's CH1 SMA connector. In the image to the right, the output is left floating but is connected to an oscilloscope for measurement. The demo, without user modification, repeatedly creates a ramp signal, ascending from -1 V to 5 V over the course of 12 µs.+Some load should be connected to the Zmod AWG's CH1 SMA connector. In the image to the right, the output is left floating but is connected to an oscilloscope via an SMA cable for measurement. The demo, without user modification, repeatedly creates a ramp signal, ascending from -1 V to 5 V over the course of 12 µs.
 </WRAP> <WRAP column half> </WRAP> <WRAP column half>
-FIXME add hw setup image, the eclypse with both zmods plugged in, along with a USB cable and power supply (ethernet optional), include an ADP connected via BNC/SMA+{{:programmable-logic:eclypse-z7:demos:sw-demo-hw-setup.png?600|}}
 </WRAP> </WRAP> </WRAP> </WRAP>
  
Line 66: Line 63:
 ---- ----
 <WRAP group> <WRAP column half> <WRAP group> <WRAP column half>
-When the project is run, the ramp will be performed and the message "ZmodDAC1411 Demo" will be printed to a connected serial terminal. Results captured by an oscilloscope can be seen in the screenshot to the right.+When the project is run, the ramp will be performed and the message "ZmodDAC1411 Demo" will be printed to a connected serial terminal. Results captured by an [[test-and-measurement:analog-discovery-pro-3x50:start|Analog Discovery Pro (ADP3450)]] oscilloscope can be seen in the screenshot to the right.
  
 The signal repeatedly ramps from -1 V to 5 V over the course of 12 μs. The full 100 MS/s sample rate is used, with a 600 sample buffer, and an output frequency divider factor of 2 - each sample is sent to the Zmod AWG from the Eclypse twice in a row. The signal repeatedly ramps from -1 V to 5 V over the course of 12 μs. The full 100 MS/s sample rate is used, with a 600 sample buffer, and an output frequency divider factor of 2 - each sample is sent to the Zmod AWG from the Eclypse twice in a row.
 </WRAP> <WRAP column half> </WRAP> <WRAP column half>
-FIXME: waveforms screenshot here.+{{:programmable-logic:eclypse-z7:demos:awg-results.png?600|}}
 </WRAP> </WRAP> </WRAP> </WRAP>
 ---- ----
Line 81: Line 78:
 All materials related to the use of the Eclypse Z7 and Zmod AWG can be found on their resource centers, linked below: All materials related to the use of the Eclypse Z7 and Zmod AWG can be found on their resource centers, linked below:
   * [[../start|Eclypse Z7 Resource Center]]   * [[../start|Eclypse Z7 Resource Center]]
-  * [[/zmod/zmoddac/start|Zmod AWG Resource Center]]+  * [[zmod:awg:start|Zmod AWG Resource Center]]
  
 For technical support, please visit the [[https://forum.digilentinc.com/forum/4-fpga/|FPGA]] section of the Digilent Forum. For technical support, please visit the [[https://forum.digilentinc.com/forum/4-fpga/|FPGA]] section of the Digilent Forum.