Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
programmable-logic:cora-z7:start [2021/10/27 16:32] – Arthur Brownprogrammable-logic:cora-z7:start [2022/10/04 04:38] (current) – external edit 127.0.0.1
Line 18: Line 18:
 | Bullet = Programmable from JTAG and microSD card  | Bullet = Programmable from JTAG and microSD card 
 | Header = Key FPGA Specifications | Header = Key FPGA Specifications
-| Part Number = XC7Z010-1CLG400 \\ (XC7Z007S-1CLG400*) +| Part Number = XC7Z007S-1CLG400 \\ (XC7Z010-1CLG400*) 
-| Logic Slices = 4,400 (3,600*) +| Logic Slices = 3,600 (4,400*) 
-| 6-input LUTs =  17,600 (14,400*) +| 6-input LUTs =  14,400 (17,600*) 
-| Flip-Flops = 35,200 (28,800*) +| Flip-Flops = 28,800 (35,200*) 
-| Block RAM = 270 KB (225 KB*) +| Block RAM = 225 KB (270 KB*) 
-| DSP Slices = 80 (66*)+| DSP Slices = 66 (80*)
 | Clock Resources = Zynq PLL with 4 outputs \\ 2 PLLs \\ 2 MMCMs \\ 125 MHz external clock | Clock Resources = Zynq PLL with 4 outputs \\ 2 PLLs \\ 2 MMCMs \\ 125 MHz external clock
 | Internal ADC = Dual-channel, 1 MSPS | Internal ADC = Dual-channel, 1 MSPS
-| Bullet = (*Z7-07S variant value in parentheses where different)+| Bullet = (*Z7-10 variant value in parentheses where different)
 | Header = Connectivity and On-board I/O | Header = Connectivity and On-board I/O
 | USB = USB-UART \\ USB-JTAG Programmer \\ USB Host | USB = USB-UART \\ USB-JTAG Programmer \\ USB Host
Line 53: Line 53:
 ---- ----
 ===== Tutorials ===== ===== Tutorials =====
 +
   * [[programmable-logic:guides:installing-vivado-and-vitis]]   * [[programmable-logic:guides:installing-vivado-and-vitis]]
     * Walks through installing Vivado and Vitis, the development environments used to create hardware and software applications targeting Digilent FPGA development boards.     * Walks through installing Vivado and Vitis, the development environments used to create hardware and software applications targeting Digilent FPGA development boards.
Line 59: Line 60:
   * [[programmable-logic:guides:getting-started-with-vivado]]   * [[programmable-logic:guides:getting-started-with-vivado]]
     * Walks through using Vivado to create a simple design that blinks a single LED.     * Walks through using Vivado to create a simple design that blinks a single LED.
- +  * [[learn/programmable-logic/tutorials/pmod-ips/start]] 
---> Legacy Xilinx Tools Tutorials # +    * Digilent Pmod IPs can be used to control connected Pmods from baremetal software. 
- +    * It should be noted that not all Pmods are supported and that Pmod IPs are only supported in versions of Vivado 2019.1 and older.
-The following guides support Vivado and Xilinx SDK. Check the individual guides for information on which versions of these tools they support. +
- +
-  * [[learn/programmable-logic/tutorials/pmod-ips/2018.2]] +
-  * [[vivado/getting-started-with-ipi/2018.2]] +
-  * [[vivado/getting_started/2018.2]] +
-  * [[programmable-logic/guides/installing-vivado-and-sdk]] +
- +
-<--+
  
 ---- ----
Line 89: Line 82:
 ---- ----
  
-{{tag>programmable-logic programmable-logic-start cora-z7 resource-center}}+{{tag>programmable-logic cora-z7 resource-center}}