Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revision | |||
| programmable-logic:cmod:reference-manual [2022/05/03 16:48] – Martha | programmable-logic:cmod:reference-manual [2022/10/04 11:38] (current) – external edit 127.0.0.1 | ||
|---|---|---|---|
| Line 1: | Line 1: | ||
| + | ====== Cmod Reference Manual ====== | ||
| + | <WRAP center round important 60%> | ||
| + | The Cmod C2 is no longer in production. Once the current stock is depleted, it will be discontinued. | ||
| + | </ | ||
| + | Cmod boards combine a Xilinx CPLD, a JTAG programming port, and power supply circuits in a convenient 600-mil, 40-pin DIP package. Cmods are ideally suited for breadboard or other prototype circuit designs where the use of small surface mount packages is impractical. | ||
| + | |||
| + | {{Digilent Image Gallery | ||
| + | | image = {{ : | ||
| + | | image = {{ : | ||
| + | | image = {{ : | ||
| + | | image = {{ : | ||
| + | }} | ||
| + | |||
| + | == Download This Reference Manual == | ||
| + | * {{: | ||
| + | |||
| + | ---- | ||
| + | |||
| + | ====== Features ====== | ||
| + | * A single 3.3V supply voltage (voltage regulation provided on Cmod board where required); | ||
| + | * Adequate bypass capacitance on all CPLD voltage supply pins; | ||
| + | * All available user I/O signals brought out to DIP pins; | ||
| + | * Once programmed, CPLD designs are non-volatile; | ||
| + | * Designs can easily be ported between Cmods using different CPLD device families; | ||
| + | * All Cmod boards are compatible with the free Xilinx WebPack tools. | ||
| + | |||
| + | Cmods were created to make the latest Xilinx CPLDs more practical for experimental and prototype circuits. They can plug directly in to breadboards or IC sockets, and they can mate with the Digilent Ceres™ board to utilize a collection of ready-made I/O circuits. Cmods are available with CoolRunner-II CPLD C2. Cmod boards are especially useful for investigating designs across a variety of CPLD families. | ||
| + | |||
| + | ---- | ||
| + | |||
| + | ====== Functional Description ====== | ||
| + | |||
| + | {{ : | ||
| + | |||
| + | |||
| + | Cmod boards, which measure just 0.7” by 2.16”, allow designers to experiment with CPLD-based designs in a variety of state-of-the art devices. Designs can easily be ported from one Cmod to another, so that design performance in different devices can be compared and contrasted. The 40-pin DIP form factor allows Cmods to be used in breadboard or other through-hole circuits where surface-mount devices are impractical. They can be configured with a wide range logic circuits, from simple logic functions to sequential controllers. All available CPLD I/O signals are routed to the 40-pin DIP connections. | ||
| + | |||
| + | When used in conjunction with the Ceres board, Cmods can be used to rapidly implement CPLD based circuits, or to gain exposure to Xilinx CAD tools and CPLD-oriented design methods. The Ceres board provides Cmods with a power supply, a clock source, input buttons and switches, and various output LEDs. The Ceres/Cmod combination makes an excellent platform for use in teaching labs. | ||
| + | |||
| + | Cmods are programmed with a sample design during manufacturing. This design, available at the Digilent website, can be used to verify Cmod/Ceres function. It also provides a simple reference design example of a Xilinx project. | ||
| + | |||
| + | ---- | ||
| + | |||
| + | ====== CPLD Configuration ====== | ||
| + | |||
| + | {{ : | ||
| + | |||
| + | Cmod boards contain a JTAG port for CPLD programming. The port consists of a pattern of six offset holes that are not loaded with header pins. To use this port, a row of six unattached header pins can be inserted into the end of a JTAG3 (or other) cable, and the other side of the header can be inserted into the offset hole patterns. Once the Cmod board is connected to the PC via the JTAG cable, the configuration software will automatically detect the CPLD. | ||
| + | |||
| + | To configure the board from a computer using the JTAG port, first ensure the Cmod is powered with a 3.3V supply (such as provided by the Ceres board), and that the JTAG cable is properly connected to the Cmod and to the computer. Start the configuration program (e.g., the iMPACT programmer available in the Xilinx WebPack tools), and the board will be auto-detected. Device programming and other JTAG operations are available in a pull-down menu made visible by right clicking on the device graphic in the programmer window. | ||
| + | |||
| + | | **JTAG Signal** | ||
| + | | TCK | 11 | 11 | 26 | | ||
| + | | TDI | 9 | 9 | 1 | | ||
| + | | TDO | 24 | 24 | 32 | | ||
| + | | TMS | 10 | 10 | 7 | | ||
| + | |||
| + | |||
| + | ---- | ||
| + | |||
| + | ====== Power Supplies ====== | ||
| + | |||
| + | Cmod boards require a single 3.3V supply on pin 20, and a single GND on pin 21. Current consumption is dependant on CPLD family, CPLD configuration, | ||
| + | |||
| + | ---- | ||
| + | |||
| + | ====== CPLDs ====== | ||
| + | |||
| + | Cmod boards are available with CoolRunner-2, | ||
| + | |||
| + | | **DIP PIN** | **Ceres Signal** | ||
| + | | 1 | CA | ||
| + | | 2 | CB | 12 | IO | 4 | 12 | IO | 3 | 12 | IO | 4 | | ||
| + | | 3 | CC | 13 | IO | 4 | 13 | IO | 3 | 13 | IO | 4 | | ||
| + | | 4 | CD | 14 | IO | 4 | 14 | IO | 3 | 14 | IO | 4 | | ||
| + | | 5 | ||
| + | | 6 | ||
| + | | 7 | ||
| + | | 8 | ||
| + | | 9 | CE | ||
| + | | 10 | CF | 18 | IO | 3 | 18 | ||
| + | | 11 | CG | 19 | IO | 3 | 19 | ||
| + | | 12 | AN3 | 20 | IO | 3 | 20 | ||
| + | | 13 | AN2 | 21 | IO | 3 | 21 | ||
| + | | 14 | AN1 | 22 | IO | 3 | 22 | ||
| + | | 15 | AN0 | 23 | IO | 3 | 23 | ||
| + | | 16 | SW7 | 27 | IO | 3 | 27 | ||
| + | | 17 | DP | 28 | IO | 3 | 28 | ||
| + | | 18 | BTN3 | 29 | IO | 3 | 29 | ||
| + | | 19 | | 30 | GSR | 1 | 30 | ||
| + | | 20 | | | | | | | | | ||
| + | | 20 | | 15 | VCC | | 26 | ||
| + | | 20 | | 7,26 | VCCIO | | 15,35 | | | | ||
| + | | 21 | | 35 | VAUX | ||
| + | | 22 | SW6 | 4, | ||
| + | | 23 | SW5 | 31 | GTS2 | 1 | 31 | ||
| + | | 24 | SW4 | 32 | GTS3 | 1 | 32 | ||
| + | | 25 | SW3 | 33 | GTS0 | 1 | 33 | ||
| + | | 26 | SW2 | 34 | GTS1 | 1 | 34 | ||
| + | | 27 | SW1 | 36 | IO | 1 | 36 | ||
| + | | 28 | BTN2 | 37 | IO | 1 | 37 | ||
| + | | 29 | SW0 | 38 | IO | 1 | 38 | ||
| + | | 30 | LED7 | 39 | IO | 2 | 39 | ||
| + | | 31 | LED6 | 40 | IO | 2 | 40 | ||
| + | | 32 | LED5 | 41 | IO | 2 | 41 | ||
| + | | 33 | BTN0 | 42 | IO | 2 | 42 | ||
| + | | 34 | BTN1 | 43 | GCK0 | 2 | 43 | ||
| + | | 35 | MCLK | 44 | GCK1 | 2 | 44 | ||
| + | | 36 | LED4 | 1 | GCK2 | 2 | 1 | | 1 | 38 | IN2/ | ||
| + | | 37 | LED3 | 2 | IO | 2 | 2 | | 1 | 3 | IO | 2 | | ||
| + | | 38 | LED2 | 3 | IO | 2 | 3 | | 1 | 5 | IO | 2 | | ||
| + | | 39 | LED1 | 5 | IO | 4 | 5 | | 3 | 8 | IO | 4 | | ||