Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
programmable-logic:cmod-a7:reference-manual [2021/06/02 09:25] – [4 Quad-SPI Flash] Arthur Brownprogrammable-logic:cmod-a7:reference-manual [2022/10/04 04:38] (current) – external edit 127.0.0.1
Line 1: Line 1:
 ====== Cmod A7 Reference Manual ====== ====== Cmod A7 Reference Manual ======
 +<WRAP center round important 60%> 
 +The Cmod A7-15T variant is now retired and no longer for sale in our store. The Cmod A7-35T is still available. 
 +</WRAP>
 The Digilent Cmod A7 is a small, 48-pin DIP form factor board built around a Xilinx Artix 7 FPGA. The board also includes a USB-JTAG programming circuit, USB-UART bridge, clock source, Pmod host connector, SRAM, Quad SPI Flash, and basic I/O devices. These components make it a formidable, albeit compact, platform for digital logic circuits and Microblaze embedded softcore processor designs alike. There are 44 Digital FPGA I/O signals and 2 FPGA Analog inputs that are routed to 100-mil-spaced through-hole pins so that you can integrate your programmable logic design directly into a solderless breadboard circuit. At just .7” by 2.75” inches, it can also be loaded in a standard socket and used in embedded systems. The Digilent Cmod A7 is a small, 48-pin DIP form factor board built around a Xilinx Artix 7 FPGA. The board also includes a USB-JTAG programming circuit, USB-UART bridge, clock source, Pmod host connector, SRAM, Quad SPI Flash, and basic I/O devices. These components make it a formidable, albeit compact, platform for digital logic circuits and Microblaze embedded softcore processor designs alike. There are 44 Digital FPGA I/O signals and 2 FPGA Analog inputs that are routed to 100-mil-spaced through-hole pins so that you can integrate your programmable logic design directly into a solderless breadboard circuit. At just .7” by 2.75” inches, it can also be loaded in a standard socket and used in embedded systems.
  
Line 35: Line 37:
 The only difference between the Cmod A7-15T and Cmod A7-35T are the capabilities of the FPGA found on the board. They compare as follows: The only difference between the Cmod A7-15T and Cmod A7-35T are the capabilities of the FPGA found on the board. They compare as follows:
  
-^ Product Variant          ^ Cmod A7-15T          ^ Cmod A7-35T          ^ +^ Product Variant          ^ Cmod A7-35T          ^ Cmod A7-15T (No longer in production)  ^ 
-^ FPGA Part                | XC7A15T-1CPG236C     | XC7A35T-1CPG236C     |+^ FPGA Part                | XC7A35T-1CPG236C     | XC7A15T-1CPG236C     |
 ^ 1 MSPS On-chip ADC       | Yes                  | Yes                  | ^ 1 MSPS On-chip ADC       | Yes                  | Yes                  |
 ^ Programming options      | Quad-SPI Flash/JTAG  | Quad-SPI Flash/JTAG  | ^ Programming options      | Quad-SPI Flash/JTAG  | Quad-SPI Flash/JTAG  |
-^ Look-up Tables (LUTs)    | 10,400               | 20,800               | +^ Look-up Tables (LUTs)    | 20,800               | 10,400               | 
-^ Flip-Flops               | 20,800               | 41,600               | +^ Flip-Flops               | 41,600               | 20,800               | 
-^ Block RAM                | 112.5 KB             | 225 KB               |+^ Block RAM                | 225 KB               | 112.5 KB             |
 ^ Clock Management Tiles   | 5                    | 5                    | ^ Clock Management Tiles   | 5                    | 5                    |
  
-The Cmod A7 is fully compatible with the high-performance Vivado ® Design Suite. It is supported under the free WebPACK™ license, so designs can be implemented at no additional cost. This free license includes the ability to create MicroBlaze™ soft-core processor designs. Design resources, example projects, and tutorials are available for download at the Cmod A7 Resource Center, accessible from reference.digilentinc.com.+The Cmod A7 is fully compatible with the high-performance Vivado ® Design Suite. It is supported under the free WebPACK™ license, so designs can be implemented at no additional cost. This free license includes the ability to create MicroBlaze™ soft-core processor designs. Design resources, example projects, and tutorials are available for download at the Cmod A7 Resource Center, accessible from Digilent Reference.
  
 ---- ----
Line 140: Line 142:
 //Figure 4.1. Cmod A7 Quad-SPI Flash// //Figure 4.1. Cmod A7 Quad-SPI Flash//
  
-In manufacturing, parts sometimes need to be replaced when the product goes end-of-life. The Quad SPI Flash memory on any particular Cmod A7 can be found in the Table 4.1 below. To determine which part is used by a particular board, look at the part number printed on IC3 on the bottom of the Cmod A7 (See Figure 4.2). Datasheets for each flash part can be found on their respective manufacurer's website.+In manufacturing, parts sometimes need to be replaced when the product goes end-of-life. The Quad SPI Flash memory on any particular Cmod A7 can be found in Table 4.1 below. To determine which part is used by a particular board, look at the part number printed on IC3 on the bottom of the Cmod A7 (See Figure 4.2). Datasheets for each flash part can be found on their respective manufacturer's website.
  
 When using Vivado to program the flash, the part number of the flash on the board that is being programmed must be known. See Table 4.1. When using Vivado to program the flash, the part number of the flash on the board that is being programmed must be known. See Table 4.1.
Line 147: Line 149:
  
 <WRAP round important 1000px> <WRAP round important 1000px>
-The Macronix part is not supported by xilisf! Please follow the steps from [[learn:programmable-logic:tutorials:htsspisf:start#configure_bootloader_bsp|How To Store Your SDK Project in SPI Flash guide]].+The Macronix part is not supported by xilisf! Please follow the steps from the [[learn:programmable-logic:tutorials:htsspisf:start#configure_bootloader_bsp|How To Store Your SDK Project in SPI Flash]] guide. 
 +</WRAP> 
 + 
 +<WRAP round important 1000px> 
 +The Macronix part mx25u3235f requires Vivado 2017.3 or newer for Vivado Hardware Manager to be able to erase and program the part.
 </WRAP> </WRAP>
  
Line 215: Line 221:
 //Table 8.1. DIP Pin Voltage Ratings// //Table 8.1. DIP Pin Voltage Ratings//
  
-For more information on the electrical characteristics of the pins connected to the FPGA, please see the [[http://www.xilinx.com/support/documentation/data_sheets/ds181_Artix_7_Data_Sheet.pdf|Artix 7 datasheet]] from Xilinx.+For more information on the electrical characteristics of the pins connected to the FPGA, please see the [[https://docs.xilinx.com/v/u/iAkxxTOk96ANLJqYf2hgrQ|Artix 7 datasheet]] from Xilinx.
  
 ==== 8.2 Analog Inputs ==== ==== 8.2 Analog Inputs ====
Line 225: Line 231:
 //Figure 8.2.1. Analog Input Circuit// //Figure 8.2.1. Analog Input Circuit//
  
-The XADC core within the Artix-7 is a dual channel 12-bit analog-to-digital converter capable of operating at 1 MSPS. Either channel can be driven by any of the two auxiliary analog inputs connected to the DIP pins. The XADC core is controlled and accessed from a user design via the Dynamic Reconfiguration Port (DRP). The DRP also provides access to voltage monitors that are present on each of the FPGA’s power rails, and a temperature sensor that is internal to the FPGA. For more information on using the XADC core, refer to the Xilinx document titled [[http://www.xilinx.com/support/documentation/user_guides/ug480_7Series_XADC.pdf|7 Series FPGAs and Zynq-7000 All Programmable SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter]]. A demo that uses the XADC core is available on the Cmod A7 resource center.+The XADC core within the Artix-7 is a dual channel 12-bit analog-to-digital converter capable of operating at 1 MSPS. Either channel can be driven by any of the two auxiliary analog inputs connected to the DIP pins. The XADC core is controlled and accessed from a user design via the Dynamic Reconfiguration Port (DRP). The DRP also provides access to voltage monitors that are present on each of the FPGA’s power rails, and a temperature sensor that is internal to the FPGA. For more information on using the XADC core, refer to the Xilinx document titled [[https://docs.xilinx.com/v/u/en-US/ug480_7Series_XADC|7 Series FPGAs and Zynq-7000 All Programmable SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter]]. A demo that uses the XADC core is available on the Cmod A7 resource center.
  
 ---- ----