Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
programmable-logic:arty-a7:start [2022/03/28 14:39] – Update xilinx links Arthur Brownprogrammable-logic:arty-a7:start [2023/02/28 07:42] (current) – Sam K
Line 1: Line 1:
-~~NOTOC~~  +~~NOTOC~~ 
- +
 ====== Arty A7 ====== ====== Arty A7 ======
 {{Digilent Infobox {{Digilent Infobox
Line 11: Line 11:
 | Bullet = Programmable over JTAG and Quad-SPI Flash | Bullet = Programmable over JTAG and Quad-SPI Flash
 | Bullet = On-chip analog-to-digital converter | Bullet = On-chip analog-to-digital converter
-| Header = Key Specifications+| Header = Key Specifications 
 | FPGA Part # = XC7A35TICSG324-1L (XC7A100TCSG324-1*) | FPGA Part # = XC7A35TICSG324-1L (XC7A100TCSG324-1*)
 | Logic Slices =  5,200 (15,850*) | Logic Slices =  5,200 (15,850*)
Line 67: Line 67:
   * [[learn/programmable-logic/tutorials/pmod-ips/start]]   * [[learn/programmable-logic/tutorials/pmod-ips/start]]
     * Digilent Pmod IPs can be used to control connected Pmods from baremetal software.     * Digilent Pmod IPs can be used to control connected Pmods from baremetal software.
-    * It should be noted that not all Pmods are supported and that Pmod IPs are only supported in versions of Vivado 2019.1 and newer.+    * It should be noted that not all Pmods are supported and that Pmod IPs are only supported in versions of Vivado 2019.1 and older.
   * [[programmable-logic/arty-a7/arty_a7_100_risc_v/start]]   * [[programmable-logic/arty-a7/arty_a7_100_risc_v/start]]