Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| pmod:pmodsf2:reference-manual [2021/10/13 20:57] – external edit 127.0.0.1 | pmod:pmodsf2:reference-manual [2022/10/04 11:38] (current) – external edit 127.0.0.1 | ||
|---|---|---|---|
| Line 1: | Line 1: | ||
| + | ====== Pmod SF2 Reference Manual ====== | ||
| + | <WRAP round info 650px> | ||
| + | ===Note=== | ||
| + | The Pmod SF2 has been replaced by the [[https:// | ||
| + | </ | ||
| + | |||
| + | The Digilent Pmod SF2 (Revision A) provides 16MB of serial phase change memory (PCM). | ||
| + | |||
| + | {{Digilent Image Gallery | ||
| + | | image = {{: | ||
| + | | image = {{: | ||
| + | | image = {{: | ||
| + | | image = {{: | ||
| + | }} | ||
| + | |||
| + | == Download This Reference Manual == | ||
| + | * {{: | ||
| + | |||
| + | ---- | ||
| + | |||
| + | ===== Features ===== | ||
| + | * 16MB of serial phase change memory (PCM) | ||
| + | * 128Mbit, quad/ | ||
| + | * More than 1,000,000 write cycles | ||
| + | * 8 Super Page programming regions for a total of 128 sectors | ||
| + | * 12-pin Pmod connector with SPI interface | ||
| + | |||
| + | ---- | ||
| + | |||
| + | =====Functional Description ===== | ||
| + | The %%Pmod SF2%% utilizes Micron' | ||
| + | |||
| + | ---- | ||
| + | ===== Interfacing with the Pmod===== | ||
| + | The %%Pmod SF2%% communicates with the host board via the [[pmod: | ||
| + | |||
| + | ^ Instruction | ||
| + | | WREN | Write Enable | ||
| + | | WRDI | Write Disable | ||
| + | | RDID | Read Identification | ||
| + | | ::: | ||
| + | | RDSR | Read Status Register | ||
| + | | WRSR | Write Status Register | ||
| + | | READ | Read Data Bytes | 0x03 | 3 | 0 | 1 to ∞ | | ||
| + | | FAST_READ | ||
| + | | DOFR | Dual Output Fast Read | 0x3B | 3 | 1 | 1 to ∞ | | ||
| + | | QOFR | Quad Output Fast Read | 0x6B | 3 | 1 | 1 to ∞ | | ||
| + | | PP | Page Program (Legacy) | ||
| + | | ::: | Page Program (Bit-alterable write) | ||
| + | | ::: | Page Program (On all 1' | ||
| + | | DIFP | Dual Input Fast Program (Legacy) | ||
| + | | ::: | Dual Input Fast Program (Bit-alterable write) | ||
| + | | ::: | Dual Input Fast Program (On all 1' | ||
| + | | QIFP | Quad Input Fast Program (Legacy) | ||
| + | | ::: | Quad Input Fast Program (Bit-alterable write) | ||
| + | | ::: | Quad Input Fast Program (On all 1' | ||
| + | | SE | Sector Erase | 0xD8 | 3 | 0 | 0 | | ||
| + | | BE | Bulk Erase | 0xC7 | 0 | 0 | 0 | | ||
| + | | DP | Deep Power-down | ||
| + | |||
| + | The memory address bits range from 0x000000 to 0xFFFFFF with each individual page consisting of 64 bytes apiece. Users that wish to simply use the memory module without concerning themselves with the dual/quad input and output communication may use the same [[pmod: | ||
| + | |||
| + | |||
| + | ==== Pinout Description Table ==== | ||
| + | ^ Pin ^ Signal | ||
| + | | 1 | ~CS | ||
| + | | 2 | MOSI/ | ||
| + | | 3 | MISO/ | ||
| + | | 4 | SCK | ||
| + | | 5 | GND | ||
| + | | 6 | VCC | ||
| + | |||
| + | Any external power applied to the %%Pmod SF2%% must be within 2.7V and 3.6V; it is strongly recommended that Pmod is operated at 3.3V. | ||
| + | ---- | ||
| + | ===== Physical Dimensions ===== | ||
| + | The pins on the pin header are spaced 100 mil apart. The PCB is 1 inch long on the sides parallel to the pins on the pin header and 0.8 inches long on the sides perpendicular to the pin header. | ||
| + | ---- | ||
| + | ===== Additional Information ===== | ||
| + | The schematics of the %%Pmod SF2%% are available {{reference: | ||
| + | |||
| + | Example code demonstrating how to get information from the %%Pmod SF2%% can be found [[pmod: | ||
| + | |||
| + | If you have any questions or comments about the %%Pmod SF2%%, feel free to post them under the appropriate section (" | ||

