Differences
This shows you the differences between two versions of the page.
| Next revision | Previous revision | ||
| nexys:nexysvideo:refmanual [2015/05/06 19:13] – created Joshua Woldstad | nexys:nexysvideo:refmanual [2022/10/04 11:38] (current) – external edit 127.0.0.1 | ||
|---|---|---|---|
| Line 1: | Line 1: | ||
| - | ====== **UNDER CONSTRUCTION** ====== | + | Wrong Namespace, don't edit this! |
| - | This wiki page is currently under construction, | + | Go to [[nexys-video: |
| - | Placeholders are also included on this page. | + | |
| - | + | ||
| - | ---- | + | |
| - | + | ||
| - | + | ||
| - | ====== Overview ====== | + | |
| - | + | ||
| - | {{ :nexys: | + | |
| - | + | ||
| - | The Nexys Video board is a complete, ready-to-use digital circuit development platform based on the latest Artix-7™ Field Programmable Gate Array (FPGA) from Xilinx. With its high-capacity FPGA (Xilinx part number XC7A200T-1SBG484C) – the largest Artix-7 die at the time of writing, generous external memories, high-speed digital | + | |
| - | + | ||
| - | + | ||
| - | The Artix-7 FPGA is optimized for high performance logic, and offers more capacity, higher performance, | + | |
| - | + | ||
| - | * 33,650 logic slices, each with four 6-input LUTs and 8 flip-flops | + | |
| - | * Close to 13 Mbits of fast block RAM (3x more than the Nexys 4 DDR) | + | |
| - | * Ten clock management tiles, each with phase-locked loop (PLL) | + | |
| - | * 740 DSP Slices | + | |
| - | * Internal clock speeds exceeding 450MHz | + | |
| - | * On-chip analog-to-digital converter (XADC) | + | |
| - | + | ||
| - | The Nexys Video also offers an improved collection of ports and peripherals, | + | |
| - | * 8 user switches | + | |
| - | * 8 user LEDs | + | |
| - | * 128x32 monochrome OLED display | + | |
| - | * USB-UART Bridge | + | |
| - | * 160-pin FMC LPC connector | + | |
| - | * Micro SD card connector | + | |
| - | * HDMI Sink and HDMI Source | + | |
| - | * DisplayPort Source | + | |
| - | * Audio codec w/ four 3.5mm jacks | + | |
| - | * 6 user push buttons | + | |
| - | * User EEPROM | + | |
| - | * 10/100/1000 Ethernet PHY | + | |
| - | * 512MiB 800Mt/s DDR3 | + | |
| - | * Serial Flash | + | |
| - | * Four Pmod ports | + | |
| - | * Pmod for XADC signals | + | |
| - | * Digilent Adept USB port for programming and data | + | |
| - | * USB HID Host for mice, keyboards and USB MSD Host | + | |
| - | + | ||
| - | + | ||
| - | In addition to being compatible with Xilinx’s ISE toolset, The Nexys Video also works with Xilinx’s the new high-performance Vivado | + | |
| - | + | ||
| - | + | ||
| - | {{ : | + | |
| - | + | ||
| - | | **Callout** | + | |
| - | |** 1** | Power select jumper and battery header | + | |
| - | | **2** | Adept USB (JTAG and UART) | **14** | + | |
| - | | **3** | External configuration jumper (SD / USB) | **15** | + | |
| - | | **4** | Pmod connector(s) | + | |
| - | |** 5** | Microphone | + | |
| - | | **6** | Power supply test point(s) | + | |
| - | | **7** | LEDs (16) | **19** | + | |
| - | | **8** | Slide switches | + | |
| - | | **9** | Eight digit 7-seg display | + | |
| - | | **10** | + | |
| - | | **11** | + | |
| - | | **12** | + | |
| - | + | ||
| - | + | ||
| - | ---- | + | |
| - | + | ||
| - | + | ||
| - | ====== Power Supplies ====== | + | |
| - | + | ||
| - | The Nexys Video board can receive power from an external power supply through the center-positive barrel jack (J21) or the two-pin battery header (J22). The external supply voltage must be 12 V ±5 %. The Nexys Video cannot be powered from the USB bus. | + | |
| - | + | ||
| - | All Nexys Video power supplies can be turned on and off by a single logic-level power switch (SW8). Enables of power supplies not connected directly to the power switch are disabled indirectly. A power-good LED (LD16), driven by the “power good” output of the on-board regulators, indicates that the supplies are turned on and operating normally. An overview of the Nexys Video power circuit is shown in Figure 1. | + | |
| - | + | ||
| - | {{: | + | |
| - | + | ||
| - | + | ||
| - | Figure 1 | + | |

