Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| nexys:nexys4:gsg [2014/11/06 21:05] – Thomas Kappenman | nexys:nexys4:gsg [2022/10/04 11:38] (current) – external edit 127.0.0.1 | ||
|---|---|---|---|
| Line 5: | Line 5: | ||
| * Nexys4 | * Nexys4 | ||
| * Micro-USB cable | * Micro-USB cable | ||
| - | |||
| ------ | ------ | ||
| =====Powering it On===== | =====Powering it On===== | ||
| To power on the Nexys4, you will need a micro-USB cable. Plug this cable into the JTAG slot on the Nexys4, plug the other end into your computer, and flip the power switch to the " | To power on the Nexys4, you will need a micro-USB cable. Plug this cable into the JTAG slot on the Nexys4, plug the other end into your computer, and flip the power switch to the " | ||
| - | More information on this startup demo can be found [[basys3:gpiodemo#running_the_basys3_gpio_demo|here]]FIXME. | + | More information on this startup demo can be found [[nexys:nexys4: |
| ----- | ----- | ||
| =====Getting Started with Vivado===== | =====Getting Started with Vivado===== | ||
| Line 16: | Line 15: | ||
| This video will give you step by step instructions to get started with your Nexys4. | This video will give you step by step instructions to get started with your Nexys4. | ||
| - | The files needed for this demo can be downloaded by clicking {{:basys3:abacus_verilog_srcfiles_10_1_2014.zip|here}}. You'll also need the constraints file which can be downloaded [[http:// | + | The files needed for this demo can be downloaded by clicking {{:nexys:nexys4: |
| - | + | ||
| - | {{ http:// | + | |
| More information on the Abacus project can be found [[basys3: | More information on the Abacus project can be found [[basys3: | ||
| Line 49: | Line 46: | ||
| {{ : | {{ : | ||
| - | This is where we'll import our Xlilinx Design Constraints file (XDC) to map the HDL signals to the Artix-7 pins. Click on "Add Files", | + | This is where we'll import our Xlilinx Design Constraints file (XDC) to map the HDL signals to the Artix-7 pins. Click on "Add Files", |
| {{ : | {{ : | ||
| - | At this point you'll see the part selection screen. | + | At this point you'll see the part selection screen. To find our board set the following filters |
| - | {{ : | + | |
| - | + | ||
| - | You'll find all of the information you need on the Artix-7 chip on your board. | + | |
| - | + | ||
| - | {{ : | + | |
| - | + | ||
| - | To find our board set the following filters | + | |
| >Family: Artix-7 | >Family: Artix-7 | ||
| > | > | ||
| - | > | + | > |
| >Speed grade: -1 | >Speed grade: -1 | ||
| - | Then choose | + | Select |
| - | {{ :basys3:61.png? | + | {{ : |
| + | |||
| + | You'll find all of the information you need on the Artix-7 chip on your board. | ||
| + | |||
| + | {{ : | ||
| This will create your project and bring you to the Vivado project home page. | This will create your project and bring you to the Vivado project home page. | ||
| Line 77: | Line 71: | ||
| On the home page, you will see the files that you imported earlier in the " | On the home page, you will see the files that you imported earlier in the " | ||
| - | {{ :basys3:11.png? | + | {{ :nexys:nexys4: |
| Double clicking a file will open it in the window to the right. " | Double clicking a file will open it in the window to the right. " | ||
| - | {{ :basys3:12.png? | + | {{ :nexys:nexys4: |
| Before we run our program, we must first map the signals to pins using the Nexys4_Master.xdc file we imported. To do this, we will open Nexys4_Master.xdc. Inside this file, we will see how Vivado maps signals to pins. Each line should be commented out at this point (with #), so it should look something like this. | Before we run our program, we must first map the signals to pins using the Nexys4_Master.xdc file we imported. To do this, we will open Nexys4_Master.xdc. Inside this file, we will see how Vivado maps signals to pins. Each line should be commented out at this point (with #), so it should look something like this. | ||
| - | {{ :basys3:13.png? | + | {{ :nexys:nexys4: |
| First, we want to make sure our signal names match the ones in the .xdc file. This can be confirmed by comparing the signal name in the .xdc file with the signal name in the top module. //These are case sensitive!// | First, we want to make sure our signal names match the ones in the .xdc file. This can be confirmed by comparing the signal name in the .xdc file with the signal name in the top module. //These are case sensitive!// | ||
| - | - .xdc file{{ :basys3:14.png? | + | .xdc file |
| - | | + | |
| + | {{:nexys:nexys4:xdc.png? | ||
| + | |||
| + | Top module file | ||
| + | |||
| + | {{:nexys:nexys4: | ||
| Once these are confirmed, we will uncomment whichever constraints we are using in the .xdc file. | Once these are confirmed, we will uncomment whichever constraints we are using in the .xdc file. | ||
| - | These constraints can be uncommented by selecting the lines of the signals we are using and un-toggling the comments (Ctrl+/). In this case, we can just select every line in the xdc file (Ctrl+A) | + | These constraints can be uncommented by selecting the lines of the signals we are using and un-toggling the comments (Ctrl+/). In this case, we are using clk, btnC, btnU, btnD, btnR, btnL, sw[0] through sw[15], led[0] through led[15], seg[0] through seg[6], an[0] through an[7], and dp. Go through |
| - | {{ :basys3:16.png? | + | {{ :nexys:nexys4: |
| After uncommenting the xdc file, save it and we can start programming your Nexys4. | After uncommenting the xdc file, save it and we can start programming your Nexys4. | ||
| Line 116: | Line 115: | ||
| {{ : | {{ : | ||
| - | ===Improving programming speed (Optional)=== | + | ===Setting device properties |
| - | To improve programming speed, in the main toolbar select Tools> | + | To improve programming speed and avoid programming errors, in the main toolbar select Tools> |
| Under General, set Enable Bitsream Compression to " | Under General, set Enable Bitsream Compression to " | ||
| Line 137: | Line 136: | ||
| {{ : | {{ : | ||
| At this point, make sure your Nexys4 is plugged in via USB and turned on. Now click Next twice and you will see this screen. | At this point, make sure your Nexys4 is plugged in via USB and turned on. Now click Next twice and you will see this screen. | ||
| - | {{ :basys3:28.png? | + | {{ :nexys:nexys4: |
| Set the JTAG Clock Frequency to 30000000, select the device, and click " | Set the JTAG Clock Frequency to 30000000, select the device, and click " | ||
| Line 143: | Line 142: | ||
| First, make sure that the jumper JP1 is in the JTAG position. | First, make sure that the jumper JP1 is in the JTAG position. | ||
| You should see something like this. | You should see something like this. | ||
| - | {{ :basys3:29.png? | + | {{ :nexys:nexys4: |
| Click " | Click " | ||
| - | {{ :basys3:30.png? | + | {{ :nexys:nexys4: |
| This will program your Nexys4 through the JTAG connector. | This will program your Nexys4 through the JTAG connector. | ||
| Line 152: | Line 151: | ||
| In the Hardware Manager window, under hardware right click your device and click Add Configuration Memory Device... | In the Hardware Manager window, under hardware right click your device and click Add Configuration Memory Device... | ||
| {{ : | {{ : | ||
| - | This window will pop up. Search for " | + | This window will pop up. Search for " |
| - | {{ :basys3:32.png? | + | {{ :nexys: |
| Select the .bin file where it asks for a configuration file and finally click OK. | Select the .bin file where it asks for a configuration file and finally click OK. | ||
| - | {{ :basys3:34.png? | + | {{ :nexys:nexys4: |
| Vivado will now erase the old configuration file, and reprogram your Nexys4 with the Abacus demo file. From now on, when you power cycle the Nexys4, the abacus demo will load at startup. | Vivado will now erase the old configuration file, and reprogram your Nexys4 with the Abacus demo file. From now on, when you power cycle the Nexys4, the abacus demo will load at startup. | ||

