Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| learn:programmable-logic:tutorials:nexys-video-dpti-demo:start [2017/02/09 17:45] – Martha | learn:programmable-logic:tutorials:nexys-video-dpti-demo:start [2022/10/04 11:38] (current) – external edit 127.0.0.1 | ||
|---|---|---|---|
| Line 5: | Line 5: | ||
| ----- | ----- | ||
| ===== Overview ===== | ===== Overview ===== | ||
| - | The DPTI demo consists of a Vivado hardware project, an SDK project for the Microblaze | + | The DPTI demo consists of a Vivado hardware project, an SDK project for the MicroBlaze |
| ==== Features Used ==== | ==== Features Used ==== | ||
| Line 49: | Line 49: | ||
| * **Xilinx SDK** | * **Xilinx SDK** | ||
| * **Digilent Adept 2 System** | * **Digilent Adept 2 System** | ||
| - | * //Available for download [[https:// | + | * //Available for download [[/ |
| Line 83: | Line 83: | ||
| ==== 3. Export to SDK ==== | ==== 3. Export to SDK ==== | ||
| - | >Export the microblaze | + | >Export the MicroBlaze |
| ---- | ---- | ||
| Line 95: | Line 95: | ||
| ==== 5. Program the FPGA ==== | ==== 5. Program the FPGA ==== | ||
| - | >Click **Xilinx Tools> | + | >Click **Xilinx Tools> |
| ---- | ---- | ||
| Line 101: | Line 101: | ||
| ==== 6. Run the SDK program ==== | ==== 6. Run the SDK program ==== | ||
| - | > | + | > |
| ---- | ---- | ||
| Line 107: | Line 107: | ||
| ==== 7. Running the Nexys Video DPTI Demo ==== | ==== 7. Running the Nexys Video DPTI Demo ==== | ||
| > | > | ||
| - | >7.1) Double-click on the **DPTI_Transfer.exe** file found in the **DPTI_Transfer> | + | >7.1) Double-click on the **DPTI_Transfer.exe** file found in the **DPTI_Transfer> |
| > | > | ||
| - | >7.2) Select **Write to memory** and enter a value for the address which must be between 0x90000000 and 0xA0000000 since half of the 512MB DDR memory is reserved for the Microblaze | + | >7.2) Select **Write to memory** and enter a value for the address, which must be between 0x90000000 and 0xA0000000 since half of the 512MB DDR memory is reserved for the MicroBlaze |
| > | > | ||
| > | > | ||
| Line 129: | Line 129: | ||
| > | > | ||
| + | {{tag> | ||

