Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| learn:programmable-logic:tutorials:add_fpgas_to_multisim:start [2021/09/16 11:27] – [Prerequisites] Álmos Veres-Vitályos | learn:programmable-logic:tutorials:add_fpgas_to_multisim:start [2022/10/04 11:38] (current) – external edit 127.0.0.1 | ||
|---|---|---|---|
| Line 1: | Line 1: | ||
| ====== Adding Digilent FPGA Boards to Multisim ====== | ====== Adding Digilent FPGA Boards to Multisim ====== | ||
| - | |||
| - | <WRAP center round todo 60%> | ||
| - | This page is under construction. | ||
| - | </ | ||
| <WRAP group> | <WRAP group> | ||
| Line 13: | Line 9: | ||
| <WRAP group> | <WRAP group> | ||
| * a [[https:// | * a [[https:// | ||
| - | * [[https:// | + | * [[https:// |
| - | * a text editor | + | * Your favorite |
| - | * [[https:// | + | * [[https:// |
| - | * [[https:// | + | * Only needed for compiling, projects for boards not included originally in Multisim, can't be compiled by LabVIEW FPGA Compilation Tools. |
| + | * [[https:// | ||
| + | * Optional: Can be used to determine your board' | ||
| **Note:** //This same process can be applied to earlier FPGA boards, but instead of Vivado, [[https:// | **Note:** //This same process can be applied to earlier FPGA boards, but instead of Vivado, [[https:// | ||
| Line 25: | Line 23: | ||
| ==== Download the Constraints File ==== | ==== Download the Constraints File ==== | ||
| <WRAP group>< | <WRAP group>< | ||
| - | Multisim needs two configuration files specific | + | Multisim needs two configuration files specific |
| - | For Digilent boards, you can find the xdc file specific to your board on the bottom right hand side of the board' | + | For Digilent boards, you can find the xdc file specific to your board on the board' |
| **Note:** //In this guide, an Arty-S7-50 will be used.// | **Note:** //In this guide, an Arty-S7-50 will be used.// | ||
| Line 38: | Line 36: | ||
| ==== Create the Configuration File ==== | ==== Create the Configuration File ==== | ||
| <WRAP group>< | <WRAP group>< | ||
| - | Open the downloaded constraints file in a text editor, then create an empty file, with the same name, but the ***.mspc** extension. This file will contain the available pins in Multisim PLD design. | + | Open the downloaded constraints file in a text editor, then create an empty file with the same base name and the ***.mspc** extension |
| - | First, create the header and the " | + | First, create the header and the " |
| </ | </ | ||
| <code html> | <code html> | ||
| Line 72: | Line 70: | ||
| <WRAP group>< | <WRAP group>< | ||
| - | The most tricky | + | The trickiest |
| </ | </ | ||
| {{ : | {{ : | ||
| Line 79: | Line 77: | ||
| ==== Modify the Constraints File ==== | ==== Modify the Constraints File ==== | ||
| <WRAP group>< | <WRAP group>< | ||
| - | In the constraints file, delete the "#" | + | In the constraints file, uncomment |
| **Note:** //You can uncomment every resource, as long as there aren't any conflicts: shared pins for multiple resources, like ADC and digital I/O - conflicts are mentioned in the xdc file, in comments.// | **Note:** //You can uncomment every resource, as long as there aren't any conflicts: shared pins for multiple resources, like ADC and digital I/O - conflicts are mentioned in the xdc file, in comments.// | ||
| </ | </ | ||
| - | {{ : | + | {{ : |
| </ | </ | ||
| Line 92: | Line 90: | ||
| <code html>< | <code html>< | ||
| - | In the code snippet **pin_name** marks the name of the pin (which was set in the xdc file), **pin_mode** marks the mode in which the pin will be used (it can have the values **" | + | In the code snippet, **pin_name** marks the name of the pin (which was set in the xdc file), **pin_mode** marks the mode in which the pin will be used (it can have the values **" |
| </ | </ | ||
| - | {{ : | + | {{ : |
| </ | </ | ||
| ---- | ---- | ||
| ===== Adding the Configuration Files to Multisim ===== | ===== Adding the Configuration Files to Multisim ===== | ||
| + | <WRAP group>< | ||
| + | To make your configuration files available for Multisim, copy both files to the **pldconfig** directory of Multisim. The default path of the directory is: “// | ||
| + | |||
| + | Open Multisim, start a new PLD design and select the FPGA board you created the configuration files for. After naming your project, you should be able to select the pins you want to use in your project. | ||
| + | </ | ||
| + | {{ : | ||
| + | </ | ||
| + | ---- | ||
| + | |||
| + | ===== Next Steps ===== | ||
| + | <WRAP group> | ||
| + | To program your FPGA board through Multisim, follow this guide: [[learn: | ||
| + | |||
| + | If you have any problems with this process, feel free to post your questions to the [[https:// | ||
| + | </ | ||

