





ASP-134486-01




ASP-134486-01









JTAG SCAN CHAIN









Title Genesys 2		Rev H.1 Copyright 2015
Circuit FMC CONNECTOR		
Doc# 500-300		
Engineer EG		
Author DL		
Date 7/17/2015		
Sheet# 2 out of 22		





ASP-134486-01




Title		Rev
Genesis 2		H.1
Circuit		Copyright 2015
FMC, PMODs, GPIO		
Doc#	500-300	
Engineer	EG	
Author	DL	
Date	7/17/2015	
Sheet#	3 out of 22	




Title		Rev
Genesis 2		H.1
Circuit		Copyright 2015
VGA, OLED, SD, GPIO		
Doc#	500-300	
Engineer	EG	
Author	DL	
Date	7/17/2015	
Sheet#	4 out of 22	



Title		Rev	
Genesys 2		H.1	
Circuit		Copyright 2015	
HDMI			
Doc#	500-300		
Engineer	EG		
Author	DL		
Date	7/17/2015		
Sheet#	5 out of 22		





Title		Rev	
<h1>Genesis 2</h1>		<h1>H.1</h1>	
Circuit		Copyright 2015	
USB OTG.DISPLAYPORT			
Doc#	500-300		
Engineer	EG		
Author	DL		
Date	7/17/2015		
Sheet#	6 out of 22		




DIGILENT
BEYOND THEORY


NOTE: Load No Load
 Capless Headphone ■ ■
 AC-Coupled Headphone ■ ■




Title		Rev	
<h1>Genesis 2</h1>		<h1>H.1</h1>	
		Copyright 2015	
Circuit	AUDIO		
Doc#	500-300		
Engineer	EG		
Author	DL		
Date	7/17/2015		
Sheet#	7 out of 22		




DIGILENT
BEYOND THEORY




Title		Genesys 2		Rev		H.1	
Circuit		ETHERNET		Doc#		500-300	
Author		DL		Date		7/17/2015	
Sheet#		8		out of		22	




DIGILENT
BEYOND THEORY










PIC24FJ128GB106-I/MR




PIC24FJ128GB106-I/MR





PIC24FJ128GB106-I/MR








Title		Rev
Genesys 2		H.1
Circuit		Copyright 2015
USB HID, UART		
Doc#	500-300	
Engineer	EG	
Author	DL	
Date	7/17/2015	
Sheet#	9 out of 22	





This page intentionally left blank.




Title Genesys 2		Rev H.1 Copyright 2015
Circuit FPGA BANKS	Doc# 500-300	
Engineer EG	Author DL	
Date 7/17/2015	Sheet# 11 out of 22	




Title		Rev
<h1>Genesis 2</h1>		H.1
		Copyright 2015
Circuit		
FPGA BANKS		
Doc# 500-300		
Engineer EG		
Author DL		
Date 7/17/2015		
Sheet# 12 out of 22		




Title		Rev
Genesis 2		H.1
Circuit		Copyright 2015
FPGA BANKS		
Doc#	500-300	
Engineer	EG	
Author	DL	
Date	7/17/2015	
Sheet#	13 out of 22	




XC7K325T-2FFG900




XC7K325T-2FFG900




XC7K325T-2FFG900











XC7K325T-2FFG900






XC7K325T-2FFG900



Title		Rev
<h1>Genesys 2</h1>		<h2>H.1</h2>
		Copyright 2015
Circuit	FPGA BANKS	
Doc#	500-300	
Engineer	EG	
Author	DL	
Date	7/17/2015	
Sheet#	14 out of 22	



Title		Rev
Genesis 2		H.1
Circuit		CONFIG, SPI FLASH
Doc#		500-300
Engineer		EG
Author		DL
Date		7/17/2015
Sheet#		15 out of 22
		BEYOND THEORY Copyright 2015



Title		Rev	
Genesys 2		H.1	
Circuit		Copyright 2015	
FPGA POWER			
Doc#		500-300	
Engineer		EG	
Author		DL	
Date		7/17/2015	
Sheet#		16 out of 22	



A

A

B


B

C


C






D

D




Title		Rev	
<h1>Genesis 2</h1>		<h1>H.1</h1>	
		Copyright 2015	
Circuit	DDR3		
Doc#	500-300		
Engineer	EG		
Author	DL		
Date	7/17/2015		
Sheet#	17 out of 22		







Title		Rev	
<h1>Genesis 2</h1>		H.1	
		Copyright 2015	
Circuit	POWER		
Doc#	500-300		
Engineer	EG		
Author	DL		
Date	7/17/2015		
Sheet#	19 out of 22		



Title		Rev	
Genesis 2		H.1	
		Copyright 2015	
Circuit	POWER		
Doc#	500-300		
Engineer	EG		
Author	DL		
Date	7/17/2015		
Sheet#	20 out of 22		




DIGILENT
BEYOND THEORY



Title Genesis 2		Rev H.1 Copyright 2015
Circuit POWER		
Doc# 500-300		
Engineer EG		
Author DL		
Date 7/17/2015		
Sheet# 21 out of 22		





Title Genesys 2		Rev H.1 Copyright 2015
Circuit POWER TREE		
Doc# 500-300		
Engineer EG		
Author DL		
Date 7/17/2015		
Sheet# 22 out of 22		