













CE Chinese ROHS ROHS Xilinx

Title	Cmod A7
Rev	C.0
Copyright	2019
Circuit	GENERAL IO
Doc#	500-328
Engineer	MTA
Author	GMA
Date	4/25/2019
Sheet#	1 out of 7

DIGILENT®



Title	Cmod A7
Rev	C.0
Copyright	2019
Circuit	CONFIG, SPI FLASH
Doc#	500-328
Engineer	MTA
Author	GMA
Date	4/25/2019
Sheet#	2 out of 7

DIGILENT®


IC2A
BANK 14
CRYPTO_SDA
SRAM-DQ7
D17
U14
IO_0_14
IO_25_14
IO_L4P_T0_D04_14 H19 JA8
IO_L4N_T0_D05_14 G19 JA2
IO_L5P_T0_D06_14 H17 JA7
IO_L5N_T0_D07_14 G17 JA1
IO_L6N_T0_D08_VREF_14 J19 JA9
IO_L7P_T1_D09_14 J17 UART_TXD_IN
IO_L7N_T1_D10_14 J18 UART_RXD_OUT
IO_L8P_T1_D11_14 L18 JA4
IO_L8N_T1_D12_14 K18 JA10
IO_L9P_T1_DQS_14 N18 JA3
IO_L9N_T1_DQS_D13_14 N19 SRAM-CE
IO_L10P_T1_D14_14 P19 SRAM-OE
IO_L10N_T1_D15_14 R19 SRAM-WE
IO_L11P_T1_SRCC_14 M18 SRAM- A0
IO_L11N_T1_SRCC_14 M19 SRAM- A1
IO_L12P_T1_MRCC_14 L17 GCLK
IO_L12N_T1_MRCC_14 K17 SRAM- A2
IO_L13P_T2_MRCC_14 N17 SRAM- A3
IO_L13N_T2_MRCC_14 P17 SRAM- A4
IO_L14P_T2_SRCC_14 P18 SRAM- A5
IO_L14N_T2_SRCC_14 R18 SRAM- A6
IO_L16N_T2_A15_D31_14 W19 SRAM- A7
IO_L17P_T2_A14_D30_14 T17 SRAM- A11
IO_L17N_T2_A13_D29_14 T18 SRAM- A12
IO_L18P_T2_A12_D28_14 U17 SRAM- A13
IO_L18N_T2_A11_D27_14 U18 SRAM- A14
IO_L19P_T3_A10_D26_14 V16 SRAM- A15
IO_L19N_T3_A09_D25_VREF_14 V17
IO_L20P_T3_A08_D24_14 W16 SRAM- A16
IO_L20N_T3_A07_D23_14 W17 SRAM- A17
IO_L21P_T3_DQS_14 V15 SRAM- A18
IO_L21N_T3_DQS_A06_D22_14 W15 SRAM-DQ0
IO_L22P_T3_A05_D21_14 W13 SRAM-DQ1
IO_L22N_T3_A04_D20_14 W14 SRAM-DQ2
IO_L23P_T3_A03_D19_14 U15 SRAM-DQ3
IO_L23N_T3_A02_D18_14 U16 SRAM-DQ4
IO_L24P_T3_A01_D17_14 V13 SRAM-DQ5
IO_L24N_T3_A00_D16_14 V14 SRAM-DQ6
XC7A15T-1CPG236C
IC2C
BANK 34
IO_L1P_T0_34 R2 PIO28
IO_L1N_T0_34 T2 PIO30
IO_L2P_T0_34 R3 PIO26
IO_L2N_T0_34 T3 PIO27
IO_L3P_T0_DQS_34 T1 PIO29
IO_L3N_T0_DQS_34 U1 PIO31
IO_L5P_T0_34 V2 PIO33
IO_L5N_T0_34 W2 PIO32
IO_L6P_T0_34 V3 PIO35
IO_L6N_T0_VREF_34 W3 PIO34
IO_L9P_T1_DQS_34 U3 PIO44
IO_L9N_T1_DQS_34 U2 PIO42
IO_L11P_T1_SRCC_34 U4 PIO38
IO_L11N_T1_SRCC_34 V4 PIO37
IO_L12P_T1_MRCC_34 W5 PIO36
IO_L12N_T1_MRCC_34 W4 PIO40
IO_L13P_T2_MRCC_34 W7 PIO46
IO_L13N_T2_MRCC_34 W6 PIO43
IO_L14P_T2_SRCC_34 U8 PIO47
IO_L14N_T2_SRCC_34 V8 PIO48
IO_L16P_T2_34 U5 PIO41
IO_L16N_T2_34 V5 PIO39
IO_L19P_T3_34 U7 PIO45
IO_L19N_T3_VREF_34 V7
XC7A15T-1CPG236C
IC2D
BANK 35
IO_L1P_T0_AD4P_35 G3 AIN15_P
IO_L1N_T0_AD4N_35 G2 AIN15_N
IO_L2P_T0_AD12P_35 H2 AIN16_P
IO_L2N_T0_AD12N_35 J2 AIN16_N
IO_L3P_T0_DQS_AD5P_35 H1 PIO06
IO_L3N_T0_DQS_AD5N_35 J1 PIO11
IO_L5P_T0_AD13P_35 K2 PIO12
IO_L5N_T0_AD13N_35 L2 PIO14
IO_L6N_T0_VREF_35 L1 PIO13
IO_L7P_T1_AD6P_35 J3 PIO10
IO_L7N_T1_AD6N_35 K3 PIO04
IO_L8P_T1_AD14P_35 L3 PIO02
IO_L8N_T1_AD14N_35 M3 PIO01
IO_L9P_T1_DQS_AD7P_35 M2 PIO20
IO_L9N_T1_DQS_AD7N_35 M1 PIO17
IO_L10P_T1_AD15P_35 N2 PIO22
IO_L10N_T1_AD15N_35 N1 PIO21
IO_L12P_T1_MRCC_35 N3 PIO18
IO_L12N_T1_MRCC_35 P3 PIO19
IO_L19N_T3_VREF_35 P1 PIO23
XC7A15T-1CPG236C
IC2B
BANK 16
IO_L6P_T0_16 A14 PIO09
IO_L6N_T0_VREF_16 A15 PIO07
IO_L11P_T1_SRCC_16 C15 PIO05
IO_L11N_T1_SRCC_16 B15 PIO08
IO_L12P_T1_MRCC_16 A16 PIO03
IO_L12N_T1_MRCC_16 A17 LED1
IO_L13P_T2_MRCC_16 C16 LED2
IO_L13N_T2_MRCC_16 B16 LED0_G
IO_L14P_T2_SRCC_16 C17 LED0_R
IO_L14N_T2_SRCC_16 B17 LED0_B
IO_L19P_T3_16 B18 BTN1
IO_L19N_T3_VREF_16 A18 BTN0
XC7A15T-1CPG236C
USB_12MHZ
R80
49.9
VCC3V3
C5
100nF
GND
IC4
No Load
VDD
OUT
STBY
GND
4
3
1
2
GCLK
GND
ASEM1-100.000MHZ-LC-T
Title
Cmod A7
Rev
C.0
Copyright 2019
Circuit
FPGA BANKS
Doc#
500-328
Engineer MTA
Author GMA
Date 4/25/2019
Sheet# 3 out of 7
DIGILENT







Title	Cmod A7
Rev	C.0
Copyright	2019
Circuit	FPGA POWER
Doc#	500-328
Engineer	MTA
Author	GMA
Date	4/25/2019
Sheet#	4 out of 7

DIGILENT®

This page intentionally left blank.

Title	Cmod A7
Rev	C.0
Copyright	2019
Circuit	USB PROG/UART
Doc#	500-328
Engineer	MTA
Author	GMA
Date	4/25/2019
Sheet#	5 out of 7

DIGILENT®



Title	Cmod A7	Rev C.0
		Copyright 2019
Circuit	MEMORY	
Doc#	500-328	
Engineer	MTA	
Author	GMA	
Date	4/25/2019	
Sheet#	6 out of 7	

DIGILENT®



Title	Cmod A7
Rev	C.0
Copyright	2019
Circuit	POWER
Doc#	500-328
Engineer	MTA
Author	GMA
Date	4/25/2019
Sheet#	7 out of 7

DIGILENT®