



Title <b>Cmod A7</b>		Rev <b>C.0</b> Copyright 2019
Circuit	GENERAL IO	
Doc#	500-328	
Engineer	MTA	
Author	GMA	
Date	4/25/2019	
Sheet#	1 out of 7	





Defaults to SPI Programming




Title <b>Cmod A7</b>		Rev <b>C.0</b> Copyright 2019
Circuit CONFIG, SPI FLASH		
Doc#	500-328	
Engineer	MTA	
Author	GMA	
Date	4/25/2019	
Sheet#	2 out of 7	



IC2A


**BANK 14**



XC7A15T-1CPG236C

IC2C


**BANK 34**



XC7A15T-1CPG236C

IC2B


**BANK 16**




XC7A15T-1CPG236C

IC2D


**BANK 35**



XC7A15T-1CPG236C




Title <b>Cmod A7</b>		Rev <b>C.0</b> Copyright 2019
Circuit FPGA BANKS		
Doc# 500-328		
Engineer MTA		
Author GMA		
Date 4/25/2019		
Sheet# 3 out of 7		



Title		Rev
Cmod A7		C.0
Circuit		Copyright 2019
FPGA POWER		
Doc#	500-328	
Engineer	MTA	
Author	GMA	
Date	4/25/2019	
Sheet#	4 out of 7	

This page intentionally left blank.


Title		Cmod A7		Rev		C.0	
Circuit		USB PROG/UART		Copyright		2019	
Doc#		500-328					
Engineer		MTA					
Author		GMA					
Date		4/25/2019					
Sheet#		5 out of 7					



Title		Rev
Cmod A7		C.0
		Copyright 2019
Circuit	MEMORY	
Doc#	500-328	
Engineer	MTA	
Author	GMA	
Date	4/25/2019	
Sheet#	6 out of 7	



Note: VU must be between 4.5 and 5.5V for safe operation.



Title		Rev
Cmod A7		C.0
		Copyright 2019
Circuit	POWER	
Doc#	500-328	
Engineer	MTA	
Author	GMA	
Date	4/25/2019	
Sheet#	7 out of 7	

